SIGNAL LINE DRIVER CIRCUIT AND LIQUID CRYSTAL DISPLAY DEVICE
First Claim
Patent Images
1. A driver circuit comprising:
- a shift register;
a selection circuit having a function of determining which a first pulse signal or a second pulse signal is output at the same potential level as a pulse signal input from the shift register, in accordance with a first clock signal and a second clock signal; and
a driving signal output circuit having functions of generating and outputting a driving signal for controlling a potential of a signal line in accordance with the first and second pulse signals input from the selection circuit and first and second control signals,wherein the driving signal output circuit comprises;
a latch unit configured to rewrite and store first data and second data in accordance with the first and second pulse signals;
a buffer unit configured to set a potential of the driving signal in accordance with the first data and the second data and output the driving signal; and
a switch unit configured to control rewriting of the first data by being turned on or off in accordance with the first control signal and the second control signal.
1 Assignment
0 Petitions
Accused Products
Abstract
To prevent malfunctions from occurring. A shift register, a selection circuit having a function of determining which a first pulse signal or a second pulse signal is output at the same potential level as a pulse signal input from the shift register, and a plurality of driving signal output circuits each having functions of generating and outputting a driving signal are provided. Each of the plurality of driving signal output circuits includes a latch unit, a buffer unit, and a switch unit for controlling rewriting of data stored in the latch unit.
6 Citations
12 Claims
-
1. A driver circuit comprising:
-
a shift register; a selection circuit having a function of determining which a first pulse signal or a second pulse signal is output at the same potential level as a pulse signal input from the shift register, in accordance with a first clock signal and a second clock signal; and a driving signal output circuit having functions of generating and outputting a driving signal for controlling a potential of a signal line in accordance with the first and second pulse signals input from the selection circuit and first and second control signals, wherein the driving signal output circuit comprises; a latch unit configured to rewrite and store first data and second data in accordance with the first and second pulse signals; a buffer unit configured to set a potential of the driving signal in accordance with the first data and the second data and output the driving signal; and a switch unit configured to control rewriting of the first data by being turned on or off in accordance with the first control signal and the second control signal. - View Dependent Claims (2, 3, 4, 5, 6)
-
-
7. A driver circuit comprising:
-
a shift register; a selection circuit having a function of determining which a first pulse signal or a second pulse signal is output at the same potential level as a pulse signal input from the shift register, in accordance with a first clock signal and a second clock signal; and a driving signal output circuit having functions of generating and outputting a driving signal for controlling a potential of a signal line in accordance with the first and second pulse signals input from the selection circuit and first to fifth control signals, wherein the driving signal output circuit comprises; a first latch unit configured to rewrite and store first data and second data in accordance with the first and second pulse signals; a second latch unit configured to rewrite and store third data and fourth data in accordance with the first and second pulse signals; a first buffer unit configured to set a potential of the first signal in accordance with the first data and the second data and output the first signal; a second buffer unit configured to set a potential of the second signal in accordance with the third data and the fourth data and output the second signal; a first switch unit configured to control rewriting of the first data by being turned on or off in accordance with the first control signal and the second control signal; a second switch unit configured to control rewriting of the third data by being turned on or off in accordance with the first control signal and the third control signal; a third switch unit to which the second signal is input as the fourth control signal and that is configured to control rewriting of the second data stored in the first latch unit by being turned on or off in accordance with the fourth control signal; a fourth switch unit to which the first signal is input as the fifth control signal and that is configured to control rewriting of the fourth data stored in the second latch unit by being turned on or off in accordance with the fifth control signal; and a third buffer unit configured to set a potential of the driving signal in accordance with the first signal and the second signal and output the driving signal. - View Dependent Claims (8, 9, 10, 11, 12)
-
Specification