Power Manager Tile For Multi-Tile Power Management Integrated Circuit
First Claim
1. An integrated circuit comprising:
- a first tile comprising a Configurable Switching Power Supply Pulse Width Modulator (CSPSPWM), a driver output terminal, a driver coupled to receive a driver input signal from the CSPSPWM and coupled to drive a driver output signal onto the driver output terminal, a supply voltage terminal VP couplable to an error amplifier of the CSPSPWM, and a configuration register, wherein configuration information stored in the configuration register determines a configuration of the CSPSPWM;
a second tile comprising a terminal, circuitry coupled to the terminal of the second tile, and a configuration register, wherein configuration information stored in the configuration register determines a configuration of the circuitry, wherein the circuitry is taken from a group consisting of;
a driver output circuit that outputs a signal onto the terminal of the second tile, and an amplifier circuit that receives a signal from the terminal of the second tile;
a memory; and
a processor adapted to access the memory and to execute instructions stored in the memory, wherein the processor is powered substantially entirely by power received from the first tile as a result of an operation of the CSPSPWM, wherein the processor is configured to write across a standardized bus to the configuration register in the first tile thereby configuring the CSPSPWM, and wherein the processor is configured to write across the standardized bus to the configuration register in the second tile thereby configuring the circuitry of the second tile.
1 Assignment
0 Petitions
Accused Products
Abstract
A Multi-Tile Power Management Integrated Circuit (MTPMIC) includes tiles including an MCU/ADC tile and a power manager tile. The power manager tile includes a set of Configurable Switching Power Supply Pulse Width Modulator (CSPSPWM) components. These components, in combination with other circuitry external to the integrated circuit, are configurable to form a selected one of a number of different switching power supply circuits. Upon power up, an internal regulator supplies power to the CSPSPWM. The CSPSPWM then controls the power supply to begin switching in a low frequency start-up mode. The CSPSPWM determines during start-up the current sensing method based on circuitry external to the integrated circuit. A supply voltage generated is then supplied via a conductor of a standardized bus to a processor in the MCU/ADC tile. The processor begins executing instructions, and as a result writes across the standardized bus to configure the various tiles of the MTPMIC.
14 Citations
24 Claims
-
1. An integrated circuit comprising:
-
a first tile comprising a Configurable Switching Power Supply Pulse Width Modulator (CSPSPWM), a driver output terminal, a driver coupled to receive a driver input signal from the CSPSPWM and coupled to drive a driver output signal onto the driver output terminal, a supply voltage terminal VP couplable to an error amplifier of the CSPSPWM, and a configuration register, wherein configuration information stored in the configuration register determines a configuration of the CSPSPWM; a second tile comprising a terminal, circuitry coupled to the terminal of the second tile, and a configuration register, wherein configuration information stored in the configuration register determines a configuration of the circuitry, wherein the circuitry is taken from a group consisting of;
a driver output circuit that outputs a signal onto the terminal of the second tile, and an amplifier circuit that receives a signal from the terminal of the second tile;a memory; and a processor adapted to access the memory and to execute instructions stored in the memory, wherein the processor is powered substantially entirely by power received from the first tile as a result of an operation of the CSPSPWM, wherein the processor is configured to write across a standardized bus to the configuration register in the first tile thereby configuring the CSPSPWM, and wherein the processor is configured to write across the standardized bus to the configuration register in the second tile thereby configuring the circuitry of the second tile. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18)
-
-
19. A method comprising:
-
(a) applying power to an integrated circuit, wherein the integrated circuit comprises a first tile and a second tile, wherein the first tile comprises a Configurable Switching Power Supply Pulse Width Modulator (CSPSPWM), wherein the CSPSPWM is coupled together with circuitry external to the integrated circuit to form a switching power supply circuit, and wherein the external circuitry comprises a component of a group consisting of;
an inductor and a transformer;(b) powering up a processor using power supplied by the switching power supply circuit, and wherein the processor is a part of the second tile; and (c) configuring the CSPSPWM by writing configuration information into a configuration register, wherein the configuration register is a part of the first tile and wherein the processor writes the configuration information into the configuration register. - View Dependent Claims (20, 21, 22, 24)
-
-
23. An integrated circuit comprising:
-
a first tile comprising a processor; and a second tile comprising a means for pulse width modulating a switch in a switching power supply and thereby generating an output supply voltage, wherein the switch is external to the integrated circuit, wherein the means is also for supplying power to the processor, and wherein the means is also for receiving configuration information written by the processor.
-
Specification