×

TIMING CIRCUIT CALIBRATION IN DEVICES WITH SELECTABLE POWER MODES

  • US 20130154693A1
  • Filed: 12/16/2011
  • Published: 06/20/2013
  • Est. Priority Date: 12/16/2011
  • Status: Active Grant
First Claim
Patent Images

1. A method comprising, with a device operable in a plurality of selectable power modes:

  • setting a timing circuit based, at least in part, on a phase value included in one or more attribute values obtained from a signal acquired from a ground-based transmitter; and

    based, at least in part, on said one or more attribute values, selectively transitioning operation of said device to a lower power mode wherein at least a portion of a receiver used to acquire said signal is disabled and at least a portion of enabled device circuitry uses said timing circuit.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×