RE-PROGRAMMABLE ANTIFUSE FPGA UTILIZING RESISTIVE CeRAM ELEMENTS
First Claim
Patent Images
1. A re-programmable antifuse field programmable gate array (FPGA) integrated circuit, said FPGA comprising:
- a power source;
a plurality of CeRAM resistive switching elements forming a connection block, said switching elements capable of being switched from a conductive (ON) state to a non-conductive (OFF) state and back to a conductive (ON) state;
a plurality of logic elements forming a logic block;
a plurality of transistors forming a switching block;
said transistors connected between said power source and said CeRAM resistive elements;
a control circuit for applying control pulses to said transistors; and
a microprocessor connected to said control circuit for turning said CeRAM switching elements OFF and ON to connect said logic elements to form said FPGA.
3 Assignments
0 Petitions
Accused Products
Abstract
A re-programmable antifuse field programmable gate array (FPGA) integrated circuit, the FPGA comprising: a plurality of CeRAM resistive switching elements forming a connection block, the switching elements capable of being switched from a conductive (ON) state to a non-conductive (OFF) state and back to a conductive (ON) state; a plurality of logic elements forming a logic block; and a programming circuit for turning the CeRAM switching elements OFF and ON to connect the logic elements to form the FPGA.
-
Citations
28 Claims
-
1. A re-programmable antifuse field programmable gate array (FPGA) integrated circuit, said FPGA comprising:
-
a power source; a plurality of CeRAM resistive switching elements forming a connection block, said switching elements capable of being switched from a conductive (ON) state to a non-conductive (OFF) state and back to a conductive (ON) state; a plurality of logic elements forming a logic block; a plurality of transistors forming a switching block; said transistors connected between said power source and said CeRAM resistive elements; a control circuit for applying control pulses to said transistors; and a microprocessor connected to said control circuit for turning said CeRAM switching elements OFF and ON to connect said logic elements to form said FPGA. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11)
-
-
12. A method of forming a first Field Programmable Gate Array (FPGA), said method comprising:
-
providing a plurality of CeRAM resistive switching elements, said switching elements capable of being switched from a conductive state to a non-conductive state and back to a conductive state; and
a plurality of logic elements; andprogramming said CeRAM switching elements to be ON or OFF to connect one or more of said logic elements to form said FPGA. - View Dependent Claims (13, 14, 15, 16, 17, 18, 19, 20, 21, 22)
-
-
23. A re-programmable antifuse field programmable gate array (FPGA) integrated circuit, said FPGA comprising:
-
a plurality of CeRAM resistive switching elements forming a connection block, said switching elements capable of being switched from a conductive (ON) state to a non-conductive (OFF) state and back to a conductive (ON) state; a plurality of logic elements forming a logic block; and a programming circuit for turning said CeRAM switching elements OFF and ON to connect said logic elements to form said FPGA. - View Dependent Claims (24, 25, 26, 27, 28)
-
Specification