TEST BENCH TRANSACTION SYNCHRONIZATION IN A DEBUGGING ENVIRONMENT
First Claim
1. A method comprising:
- simulating, by a computing system, a circuit design with a test bench to generate a simulated output for the circuit design and a simulation log corresponding to operation of the test bench during the simulation of the circuit design;
determining, by the computing system, whether the simulated output for the circuit design is different than an expected output for the circuit design; and
synchronizing, by the computing system, the simulated output for the circuit design with test bench transactions from the simulation log that prompted the generation of the simulated output for the circuit design when the simulated output of the circuit design is different than the expected output of the circuit design.
2 Assignments
0 Petitions
Accused Products
Abstract
This application discloses a design verification tool to simulate a circuit design with a test bench to generate a simulated output for the circuit design and a simulation log corresponding to operation of the test bench during the simulation of the circuit design. The design verification tool can determine whether the simulated output for the circuit design is different than an expected output for the circuit design. A debug tool can synchronize the simulated output for the circuit design with test bench transactions from the simulation log that prompted the generation of the simulated output for the circuit design when the simulated output of the circuit design is different than the expected output of the circuit design.
-
Citations
39 Claims
-
1. A method comprising:
-
simulating, by a computing system, a circuit design with a test bench to generate a simulated output for the circuit design and a simulation log corresponding to operation of the test bench during the simulation of the circuit design; determining, by the computing system, whether the simulated output for the circuit design is different than an expected output for the circuit design; and synchronizing, by the computing system, the simulated output for the circuit design with test bench transactions from the simulation log that prompted the generation of the simulated output for the circuit design when the simulated output of the circuit design is different than the expected output of the circuit design. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9)
-
-
10. A system comprising:
-
a circuit design simulation tool configured to simulate a circuit design with a test bench and generate a simulated output for the circuit design and a simulation log corresponding to operation of the test bench during the simulation of the circuit design, wherein the circuit design simulation tool is configured to determine whether the simulated output for the circuit design is different than an expected output for the circuit design; and a debug tool configured to synchronize the simulated output for the circuit design with test bench transactions from the simulation log that prompted the generation of the simulated output for the circuit design when the simulated output of the circuit design is different than the expected output of the circuit design. - View Dependent Claims (11, 12, 13, 14, 15, 16, 17, 18)
-
-
19. A method comprising:
-
parsing, by a computing system, a simulation log corresponding to operation of a test bench during a simulation of a circuit design to extract test bench transactions from the simulation log; and synchronizing, by the computing system, the test bench transactions from the simulation log with waveform data generated during the simulation of the circuit design; and prompting, by the computing system, display of the test bench transactions and the simulated output for the circuit design in temporal synchronization with each other. - View Dependent Claims (20, 21, 22, 23, 24)
-
-
25. An apparatus comprising at least one computer-readable memory device storing instructions configured to cause one or more processing devices to perform operations comprising:
-
parsing a simulation log corresponding to operation of a test bench during a simulation of a circuit design to extract test bench transactions from the simulation log; and synchronizing the test bench transactions from the simulation log with waveform data generated during the simulation of the circuit design; and prompting display of the test bench transactions and the simulated output for the circuit design in temporal synchronization with each other. - View Dependent Claims (26, 27, 28, 29, 30)
-
-
31. An apparatus comprising at least one computer-readable memory device storing instructions configured to cause one or more processing devices to perform operations comprising:
-
simulating a circuit design with a test bench to generate a simulated output for the circuit design and a simulation log corresponding to operation of the test bench during the simulation of the circuit design; determining whether the simulated output for the circuit design is different than an expected output for the circuit design; and synchronizing the simulated output for the circuit design with test bench transactions from the simulation log that prompted the generation of the simulated output for the circuit design when the simulated output of the circuit design is different than the expected output of the circuit design. - View Dependent Claims (32, 33, 34, 35, 36, 37, 38, 39)
-
Specification