×

SOLID-STATE IMAGING DEVICE AND IMAGING APPARATUS

  • US 20140027618A1
  • Filed: 09/26/2013
  • Published: 01/30/2014
  • Est. Priority Date: 03/29/2011
  • Status: Active Grant
First Claim
Patent Images

1. A solid-state imaging device in which pixels each comprising a photoelectric conversion portion formed above a semiconductor substrate and an MOS type signal reading circuit formed at the semiconductor substrate to read out a signal corresponding to electric charges generated in the photoelectric conversion portion are arranged in an array form, wherein:

  • the photoelectric conversion portion comprises a pixel electrode formed above the semiconductor substrate and split in accordance with each of the pixels, a counter electrode formed above the pixel electrode, and a photoelectric conversion layer formed between the pixel electrode and the counter electrode;

    a bias voltage higher than a power supply voltage of the signal reading circuit is applied to the counter electrode so that holes of the electric charges generated in the photoelectric conversion layer move to the pixel electrode;

    the signal reading circuit comprises a charge storage portion which is formed in the semiconductor substrate and in which the holes moved to the pixel electrode are stored, an output transistor which has a gate electrode electrically connected to the charge storage portion and which outputs a signal corresponding to the potential of the charge storage portion, and a protection circuit which prevents the potential of the gate electrode from exceeding a predetermined value;

    the protection circuit has an impurity region formed in the semiconductor substrate and connected to a power supply;

    the output transistor has an impurity region formed in the semiconductor substrate and connected to the power supply; and

    the impurity regions of the protection circuits and the impurity regions of the output transistors are used in common to every adjacent two of the pixels so that two impurity regions formed in the semiconductor substrate and connected to the power supply are present in accordance with the two adjacent pixels.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×