STACKED MEMORY DEVICE WITH METADATA MANGEMENT
First Claim
1. An integrated circuit (IC) package comprising:
- memory cell circuitry; and
a set of one or more logic layers electrically coupled to the memory cell circuitry, the set of one or more logic layers comprising a metadata manager and a memory interface, the memory interface coupled to the metadata manager and coupleable to a device external to the IC package, and the metadata manager to manage metadata stored at the IC package and which is associated with operational data stored at the memory cell circuitry for the device.
1 Assignment
0 Petitions
Accused Products
Abstract
A processing system comprises one or more processor devices and other system components coupled to a stacked memory device having a set of stacked memory layers and a set of one or more logic layers. The set of logic layers implements a metadata manager that offloads metadata management from the other system components. The set of logic layers also includes a memory interface coupled to memory cell circuitry implemented in the set of stacked memory layers and coupleable to the devices external to the stacked memory device. The memory interface operates to perform memory accesses for the external devices and for the metadata manager. By virtue of the metadata manager'"'"'s tight integration with the stacked memory layers, the metadata manager may perform certain memory-intensive metadata management operations more efficiently than could be performed by the external devices.
-
Citations
40 Claims
-
1. An integrated circuit (IC) package comprising:
-
memory cell circuitry; and a set of one or more logic layers electrically coupled to the memory cell circuitry, the set of one or more logic layers comprising a metadata manager and a memory interface, the memory interface coupled to the metadata manager and coupleable to a device external to the IC package, and the metadata manager to manage metadata stored at the IC package and which is associated with operational data stored at the memory cell circuitry for the device. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18)
-
-
19. A method comprising:
-
providing an integrated circuit (IC) comprising a set of stacked memory layers comprising memory cell circuitry and comprising a set of one or more logic layers electrically coupled to the set of stacked memory layers, the set of one or more logic layers comprising a metadata manager coupled to the memory cell circuitry of the set of one or more stacked memory layers and comprising a memory interface coupled to the metadata manager and coupled to a device external to the IC; operating the memory interface to perform memory accesses for the device; and the metadata manager managing metadata stored at the IC. - View Dependent Claims (20, 21, 22, 23, 24, 25, 26)
-
-
27. A system comprising:
-
a stacked memory device comprising; a set of stacked memory layers comprising memory cell circuitry; and a set of one or more logic layers electrically coupled to the set of stacked memory layers, the set of one or more logic layers comprising a metadata manager and a memory interface, the metadata manager to manage metadata stored at the stacked memory device; and a processor device coupled to the stacked memory device via the memory interface, the processor device to provide operational data for storage at the set of stacked memory and to issue a metadata command to the stacked memory device to initiate a performance of at least one metadata management operation by the metadata manager for metadata associated with the operational data. - View Dependent Claims (28, 29)
-
-
30. An integrated circuit (IC) comprising:
a set of one or more logic layers electrically coupleable to memory cell circuitry, the set of one or more logic layers comprising a metadata manager and a memory interface, the memory interface coupled to the metadata manager and coupleable to a device external to the IC, and the metadata manager to manage metadata stored at the IC and which is associated with operational data stored at the memory cell circuitry for the device. - View Dependent Claims (31, 32, 33, 34)
-
35. A processor comprising:
-
a memory interface coupleable to an integrated circuit device having memory cell circuitry and one or more logic layers comprising a metadata manager; and wherein the processor is to store operational data at the integrated circuit device and to direct the metadata manager to manage metadata associated with the stored operational data. - View Dependent Claims (36)
-
-
37. A system comprising:
-
a processor; and integrated circuit (IC) separate from the processor, the IC comprising; memory cell circuitry; a memory interface coupled to the memory cell circuitry and coupled to the processor; and a metadata manager coupled to memory interface, the metadata manager to manage metadata stored at the IC and which is associated with operational data stored at the memory cell circuitry for the processor. - View Dependent Claims (38, 39, 40)
-
Specification