MICROCONTROLLER
First Claim
Patent Images
1. A microcontroller comprising:
- a timer circuit;
a first register electrically connected to the timer circuit;
a CPU comprising a second register;
a controller; and
a power gate configured to supply power to the timer circuit, the first register, the CPU, the second register, and the controller,wherein the microcontroller is capable of being;
a first mode, the first mode being a mode where the timer circuit, the first register, the CPU, the second register, and the controller operate;
a second mode, the second mode being a mode where the timer circuit, the first register, and the controller operate; and
a third mode, the third mode being a mode where the controller operates,wherein the microcontroller is configured to shift from the first mode to one of the second and third modes by the CPU,wherein the microcontroller is configured to shift from one of the second and third modes to the first mode by the controller, andwherein the first register and the second register each comprises;
a first volatile memory; and
a first nonvolatile memory comprising a first transistor, wherein a channel formation region of the first transistor comprises a first oxide semiconductor layer.
1 Assignment
0 Petitions
Accused Products
Abstract
To provide a microcontroller that can operate in a low power consumption mode. The microcontroller includes a CPU, a memory, and a peripheral circuit such as a timer circuit. A register of the peripheral circuit is formed at an interface with a bus line. A power gate is provided for control of power supply, and the microcontroller can operate in the low power consumption mode where some circuits alone are active, in addition to in a normal operation mode where all circuits are active. A register with no power supply in the low power consumption mode, such as a register of the CPU, includes a volatile memory and a nonvolatile memory.
28 Citations
18 Claims
-
1. A microcontroller comprising:
-
a timer circuit; a first register electrically connected to the timer circuit; a CPU comprising a second register; a controller; and a power gate configured to supply power to the timer circuit, the first register, the CPU, the second register, and the controller, wherein the microcontroller is capable of being; a first mode, the first mode being a mode where the timer circuit, the first register, the CPU, the second register, and the controller operate; a second mode, the second mode being a mode where the timer circuit, the first register, and the controller operate; and a third mode, the third mode being a mode where the controller operates, wherein the microcontroller is configured to shift from the first mode to one of the second and third modes by the CPU, wherein the microcontroller is configured to shift from one of the second and third modes to the first mode by the controller, and wherein the first register and the second register each comprises; a first volatile memory; and a first nonvolatile memory comprising a first transistor, wherein a channel formation region of the first transistor comprises a first oxide semiconductor layer. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9)
-
-
10. A microcontroller comprising:
-
a timer circuit; a first register electrically connected to the timer circuit; a CPU comprising a second register; a controller; and a power gate configured to supply power to the timer circuit, the first register, the CPU, the second register, and the controller, wherein the microcontroller is capable of being; a first mode, the first mode being a mode where the timer circuit, the first register, the CPU, the second register, and the controller operate; a second mode, the second mode being a mode where the timer circuit, the first register, and the controller operate; and a third mode, the third mode being a mode where the controller operates, wherein the microcontroller is configured to shift from the first mode to one of the second and third modes by the CPU, wherein the microcontroller is configured to shift from one of the second and third modes to the first mode by the controller, and wherein the first register and the second register each comprises; a first volatile memory; and a first nonvolatile memory comprising a first transistor and a fourth transistor, wherein a channel formation region of the first transistor comprises a first oxide semiconductor layer, and wherein a channel formation region of the fourth transistor comprises single crystal silicon. - View Dependent Claims (11, 12, 13, 14, 15, 16, 17, 18)
-
Specification