DATA READOUT CIRCUIT OF PHASE CHANGE MEMORY
First Claim
1. A data readout circuit of phase change memory, wherein said phase change memory comprises one or more phase change memory cells and each phase change memory cell is connected to the control circuit by bit line and word line;
- characterized in that said data readout circuit comprises;
a clamp voltage generating circuit, used to generate a clamp voltage;
a precharge circuit, used to fast charge bit line of said memory cells under the control of said clamp voltage;
a clamped current generating circuit, used to generate a clamped current to keep said bit line at clamped state under the control of said clamp voltage;
a clamped current operation circuit, used to perform subtraction and multiplication on said clamped current to increase the difference of clamped current between high resistance state and low resistance state;
a sense amplifier circuit, used to compare the clamped current operated by said clamped current operation circuit and the reference current and output the readout result.
1 Assignment
0 Petitions
Accused Products
Abstract
A data readout circuit of phase change memory, relating to one or more phase change memory cells, wherein each phase change memory cell is connected to the control circuit by bit line and word line; said data readout circuit comprises: a clamp voltage generating circuit, used to generate a clamp voltage; a precharge circuit, used to fast charge bit line under the control of a clamp voltage; a clamped current generating circuit, used to generate a clamped current to keep bit line at clamped state under the control of a clamp voltage; a clamped current operation circuit, used to perform subtraction and multiplication on clamped current to increase the difference of clamped current between high resistance state and low resistance state; a sense amplifier circuit, used to compare the operated clamped current and the reference current and output the readout result. Compared with the prior art, the data readout circuit of phase change memory provided by the present invention can effectively enhance the data readout speed, decrease the misreading window between high resistance state and low resistance state, reduce the crosstalk of data readout, and improve the reliability of data readout.
-
Citations
10 Claims
-
1. A data readout circuit of phase change memory, wherein said phase change memory comprises one or more phase change memory cells and each phase change memory cell is connected to the control circuit by bit line and word line;
- characterized in that said data readout circuit comprises;
a clamp voltage generating circuit, used to generate a clamp voltage; a precharge circuit, used to fast charge bit line of said memory cells under the control of said clamp voltage; a clamped current generating circuit, used to generate a clamped current to keep said bit line at clamped state under the control of said clamp voltage; a clamped current operation circuit, used to perform subtraction and multiplication on said clamped current to increase the difference of clamped current between high resistance state and low resistance state; a sense amplifier circuit, used to compare the clamped current operated by said clamped current operation circuit and the reference current and output the readout result. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10)
- characterized in that said data readout circuit comprises;
Specification