×

DATA PROCESSING DEVICE AND DATA PROCESSING METHOD

  • US 20140082452A1
  • Filed: 06/08/2012
  • Published: 03/20/2014
  • Est. Priority Date: 06/15/2011
  • Status: Active Grant
First Claim
Patent Images

1. A data processing device comprising:

  • an encoding unit that performs LDPC encoding in which a code length is 16200 bits and an encoding rate is 8/15, on the basis of a parity check matrix of an LDPC code; and

    an interchanging unit that interchanges sign bits of the LDPC code encoded by the encoding unit with symbol bits of a symbol corresponding to any one of 16 signal points determined by 16QAM,wherein the LDPC code encoded by the encoding unit includes information bits and parity bits,the parity check matrix includes an information matrix portion corresponding to the information bits and a parity matrix portion corresponding to the parity bits,the information matrix portion is represented by a parity check matrix initial value table,the parity check matrix initial value table is a table that represents positions of elements of 1 of the information matrix portion for every 360 columns and is configured as follows;

    32 384 430 591 1296 1976 1999 2137 2175 3638 4214 4304 4486 4662 4999 5174 5700 6969 7115 7138 71891788 1881 1910 2724 4504 4928 4973 5616 5686 5718 5846 6523 6893 6994 7074 7100 7277 7399 7476 7480 75372791 2824 2927 4196 4298 4800 4948 5361 5401 5688 5818 5862 5969 6029 6244 6645 6962 7203 7302 7454 7534574 1461 1826 2056 2069 2387 2794 3349 3366 4951 5826 5834 5903 6640 6762 6786 6859 7043 7418 7431 755414 178 675 823 890 930 1209 1311 2898 4339 4600 5203 6485 6549 6970 7208 7218 7298 7454 7457 74624075 4188 7313 75535145 6018 7148 75073198 4858 6983 70333170 5126 5625 69012839 6093 7071 745011 3735 54132497 5400 72382067 5172 57141889 7173 73291795 2773 34992695 2944 67353221 4625 58971690 6122 68165013 6839 73581601 6849 74152180 7389 75432121 6838 70541948 3109 5046272 1015 7464, andwhen sign bits of 8 bits stored in 8 storage units having storage capacities of 16200/8 bits and read from the respective storage units one bit at a time are allocated to two consecutive symbols, the interchanging unit sets a (#i+1)-th bit from a most significant bit of the sign bits of the 8 bits as a bit b#i and a (#i+1)-th bit from a most significant bit of symbol bits of 8 bits of the two symbols as a bit y#i and interchanges bits b0, b1, b2, b3, b4, b5, b6, and b7 with bits y0, y4, y3, y1, y2, y5, y6, and y7, respectively.

View all claims
  • 2 Assignments
Timeline View
Assignment View
    ×
    ×