Split-Gate Memory Cell With Substrate Stressor Region, And Method Of Making Same
First Claim
1. A memory device, comprising:
- a substrate of semiconductor material of a first conductivity type;
first and second spaced-apart regions in the substrate of a second conductivity type, with a channel region in the substrate therebetween;
a conductive floating gate over and insulated from the substrate, wherein the floating gate is disposed at least partially over the first region and a first portion of the channel region;
a conductive second gate laterally adjacent to and insulated from the floating gate, wherein the second gate is disposed at least partially over and insulated from a second portion of the channel region; and
a stressor region of embedded silicon carbide formed in the substrate underneath the second gate.
15 Assignments
0 Petitions
Accused Products
Abstract
A memory device, and method of make same, having a substrate of semiconductor material of a first conductivity type, first and second spaced-apart regions in the substrate of a second conductivity type, with a channel region in the substrate therebetween, a conductive floating gate over and insulated from the substrate, wherein the floating gate is disposed at least partially over the first region and a first portion of the channel region, a conductive second gate laterally adjacent to and insulated from the floating gate, wherein the second gate is disposed at least partially over and insulated from a second portion of the channel region, and a stressor region of embedded silicon carbide formed in the substrate underneath the second gate.
-
Citations
11 Claims
-
1. A memory device, comprising:
-
a substrate of semiconductor material of a first conductivity type; first and second spaced-apart regions in the substrate of a second conductivity type, with a channel region in the substrate therebetween; a conductive floating gate over and insulated from the substrate, wherein the floating gate is disposed at least partially over the first region and a first portion of the channel region; a conductive second gate laterally adjacent to and insulated from the floating gate, wherein the second gate is disposed at least partially over and insulated from a second portion of the channel region; and a stressor region of embedded silicon carbide formed in the substrate underneath the second gate. - View Dependent Claims (2, 3, 4, 5)
-
-
6. A method of forming a memory device, comprising:
-
providing a substrate of semiconductor material of a first conductivity type; forming first and second spaced-apart regions in the substrate of a second conductivity type, with a channel region in the substrate therebetween, wherein the channel region has first and second portions; forming a stressor region of embedded silicon carbide in the substrate; forming a conductive floating gate over and insulated from the substrate, wherein the floating gate is disposed at least partially over the first region and the first portion of the channel region; and forming a conductive second gate laterally adjacent to and insulated from the floating gate, wherein the second gate is disposed at least partially over and insulated from the second portion of the channel region and over the stressor region. - View Dependent Claims (7, 8, 9, 10, 11)
-
Specification