UNAUTHORIZED ACCESS AND/OR INSTRUCTION PREVENTION, DETECTION, AND/OR REMEDIATION, AT LEAST IN PART, BY STORAGE PROCESSOR
1 Assignment
0 Petitions
Accused Products
Abstract
An embodiment may include a storage processor that may be comprised, at least in part, in a host. The host may include at least one host central processing unit (CPU) to execute at least one host operating system (OS). The storage processor may execute at least one operation in isolation from interference from and control by the at least one host CPU and the at least one host OS. The at least one operation may facilitate, at least in part: (1) prevention, at least in part, of unauthorized access to storage, (2) prevention, at least in part, of execution by the at least one host CPU of at least one unauthorized instruction, (3) detection, at least in part, of the at least one unauthorized instruction, and/or (4) remediation, at least in part, of at least one condition associated, at least in part, with the at least unauthorized instruction.
-
Citations
52 Claims
-
1-27. -27. (canceled)
-
28. An apparatus comprising:
a storage processor to be comprised, at least in part, in a host, the host including at least one host central processing unit (CPU) to execute at least one host operating system (OS), the storage processor to execute at least one operation in isolation from interference from and control by the at least one host CPU and the at least one host OS, the at least one operation being to facilitate, at least in part, one or more of the following; prevention, at least in part, of unauthorized access to storage; prevention, at least in part, of execution by the at least one host CPU of at least one unauthorized instruction; detection, at least in part, of the at least one unauthorized instruction; and remediation, at least in part, of at least one condition associated, at least in part, with the at least unauthorized instruction. - View Dependent Claims (29, 30, 31, 32, 33, 34, 35, 36)
-
37. A method comprising:
executing, at least in part, by a storage processor at least one operation, the storage processor to be comprised, at least in part, in a host, the host including at least one host central processing unit (CPU) to execute at least one host operating system (OS), the at least one operation being executed, at least in part, in isolation from interference from and control by the at least one host CPU and the at least one host OS, the at least one operation being to facilitate, at least in part, one or more of the following; prevention, at least in part, of unauthorized access to storage; prevention, at least in part, of execution by the at least one host CPU of at least one unauthorized instruction; detection, at least in part, of the at least one unauthorized instruction; and remediation, at least in part, of at least one condition associated, at least in part, with the at least unauthorized instruction. - View Dependent Claims (38, 39, 40, 41, 42, 43)
-
44. Computer-readable memory storing one or more instructions that when executed by a machine result in performance of operations comprising:
executing, at least in part, by a storage processor at least one operation, the storage processor to be comprised, at least in part, in a host, the host including at least one host central processing unit (CPU) to execute at least one host operating system (OS), the at least one operation being executed, at least in part, in isolation from interference from and control by the at least one host CPU and the at least one host OS, the at least one operation being to facilitate, at least in part, one or more of the following; prevention, at least in part, of unauthorized access to storage; prevention, at least in part, of execution by the at least one host CPU of at least one unauthorized instruction; detection, at least in part, of the at least one unauthorized instruction; and remediation, at least in part, of at least one condition associated, at least in part, with the at least unauthorized instruction. - View Dependent Claims (45, 46, 47, 48, 49, 50, 51, 52)
Specification