×

DISTRIBUTED TILED CACHING

  • US 20140118364A1
  • Filed: 10/18/2013
  • Published: 05/01/2014
  • Est. Priority Date: 10/26/2012
  • Status: Active Grant
First Claim
Patent Images

1. A graphics subsystem, comprising:

  • a plurality of world-space pipelines, wherein each world-space pipeline is implemented in a different processing entity and is coupled to a crossbar unit; and

    a plurality of screen-space pipelines, wherein each screen-space pipeline is implemented in a different processing entity and is coupled to a different corresponding tiling unit in a plurality of tiling units,wherein each tiling unit is configured to receive primitives from the crossbar unit, aggregate the primitives into one or more cache tile batches, and transmit the one or more cache tile batches to the screen-space pipeline corresponding to the tiling unit.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×