SHIFT REGISTER AND METHOD FOR DRIVING THE SAME, GATE DRIVING DEVICE AND DISPLAY DEVICE
First Claim
1. A shift register, comprising a charging unit, a pull-up unit, a pull-down unit, a gate signal input terminal, a DC low level signal input terminal, a first clock signal input terminal, a second clock signal input terminal, a third clock signal input terminal, a fourth clock signal input terminal and a gate signal output terminal, whereinthe charging unit is coupled to the gate signal input terminal, the first clock signal input terminal, the pull-up unit and the pull-down unit respectively so as to control a potential of a pull-up node as a high level during a charging phase;
- the pull-up unit is coupled to the charging unit, the pull-down unit, the second clock signal input terminal and the gate signal output terminal respectively so as to output a high level signal input by the second clock signal input terminal to the gate signal output terminal during an output phase; and
the pull-down unit is coupled to the charging unit, the pull-up unit, the DC low level signal input terminal, the third clock signal input terminal and the fourth clock signal input terminal respectively so as to control potentials of the pull-up node and the gate signal output terminal as a low level during a reset phase and a reset maintaining phase.
1 Assignment
0 Petitions
Accused Products
Abstract
The embodiments of the present invention provide a shift register and a method for driving the same, a gate driving device and a display device. A charging unit, a pull-up unit, a pull-down unit, a gate signal input terminal, a DC low level signal input terminal, a gate signal output terminal and a first, a second, a third, a fourth clock signal input terminals are arranged in the shift register, so that the gate driving structure is simplified and the power consumption of the gate driving is reduced.
57 Citations
14 Claims
-
1. A shift register, comprising a charging unit, a pull-up unit, a pull-down unit, a gate signal input terminal, a DC low level signal input terminal, a first clock signal input terminal, a second clock signal input terminal, a third clock signal input terminal, a fourth clock signal input terminal and a gate signal output terminal, wherein
the charging unit is coupled to the gate signal input terminal, the first clock signal input terminal, the pull-up unit and the pull-down unit respectively so as to control a potential of a pull-up node as a high level during a charging phase; -
the pull-up unit is coupled to the charging unit, the pull-down unit, the second clock signal input terminal and the gate signal output terminal respectively so as to output a high level signal input by the second clock signal input terminal to the gate signal output terminal during an output phase; and the pull-down unit is coupled to the charging unit, the pull-up unit, the DC low level signal input terminal, the third clock signal input terminal and the fourth clock signal input terminal respectively so as to control potentials of the pull-up node and the gate signal output terminal as a low level during a reset phase and a reset maintaining phase. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 13, 14)
-
-
12. A method for driving a shift register, comprising:
-
during a charging phase, a gate signal input terminal inputting a gate signal, a first clock signal input terminal inputting a high level, a second, a third, a fourth clock signal input terminals inputting a low level, a charging unit controlling a potential of a pull-up node as a high level and starting to charge; during an output phase, the gate signal input terminal completing inputting, the first, the third and the fourth clock signal input terminals inputting a low level, the second clock signal input terminal inputting a high level, a pull-up unit outputting the high level signal input by the second clock signal input terminal to a gate signal output terminal; during a reset phase, the first, the second, the fourth clock signal input terminals inputting a low level, the third clock signal input terminal inputting a high level, a pull-down unit controlling potentials of a pull-up node and the gate signal output terminal as a low level; and during a reset maintaining phase, the first, the second, the third clock signal input terminals inputting a low level, the fourth clock signal input terminal inputting a high level, the pull-down unit continuously controlling the potentials of the pull-up node and the gate signal output terminal as a low level.
-
Specification