×

HIERARCHICAL FLASH TRANSLATION LAYER

  • US 20140122781A1
  • Filed: 10/30/2013
  • Published: 05/01/2014
  • Est. Priority Date: 10/30/2012
  • Status: Active Grant
First Claim
Patent Images

1. A method for translating a logical address to a physical address in a flash memory, comprising:

  • receiving a Logical Sector Number as the location for a data access operation;

    using the Logical Sector Number to obtain a {Section ID, Section Relative Sector ID} tuple;

    using the Section ID to identify and access one of a plurality of Sector Translation Tables;

    accessing the identified Sector Translation Table using Section Relative Sector ID as an index to access a {Section Local Block Table ID, Physical Page Number, Page Offset} tuple;

    using the Section Local Block Table ID to identify a physical block in the flash memory that is represented by a {Flash Device ID, DIE, Logical Unit, Block Number} tuple; and

    accessing a particular location in the physical block of the flash memory identified by the {Flash Device ID, DIE, Logical Unit, Block Number, Physical Page Number, Page Offset} tuple.

View all claims
  • 6 Assignments
Timeline View
Assignment View
    ×
    ×