Non-Volatile Latch Structures with Small Area for FPGA
First Claim
1. A latch circuit comprising:
- a first non-volatile tri-gate device coupled between a source of supply voltage and an output node; and
a second non-volatile tri-gate device coupled between the output node and ground.
5 Assignments
0 Petitions
Accused Products
Abstract
A latch circuit and method includes providing a first tri-gate non-volatile device, providing a second tri-gate non-volatile device, coupling the first tri-gate non-volatile device to the second tri-gate non-volatile device, erasing the first tri-gate non-volatile device, programming the second tri-gate non-volatile device, and latching an output node of the latch device to a logic state determined by respective thresholds of the first and second tri-gate non-volatile devices. Coupling the first tri-gate non-volatile device to the second tri-gate non-volatile device can include direct coupling, or indirect coupling through a cross-coupled circuit.
20 Citations
20 Claims
-
1. A latch circuit comprising:
-
a first non-volatile tri-gate device coupled between a source of supply voltage and an output node; and a second non-volatile tri-gate device coupled between the output node and ground. - View Dependent Claims (2, 3, 4, 5, 6, 7)
-
-
8. A latch circuit comprising:
-
a first non-volatile tri-gate device coupled between a first node and a bit line; a second non-volatile tri-gate device coupled between a second node and source line; and a cross-coupled circuit coupled to a source of supply voltage and to the first and second nodes. - View Dependent Claims (9, 10, 11, 12, 13, 14, 15, 16, 17)
-
-
18. A method of operating a latch circuit comprising:
-
providing a first tri-gate non-volatile device; providing a second tri-gate non-volatile device; coupling the first tri-gate non-volatile device to the second tri-gate non-volatile device; erasing the first tri-gate non-volatile device; programming the second tri-gate non-volatile device; and latching an output node of the latch device to a logic state determined by respective thresholds of the first and second tri-gate non-volatile devices. - View Dependent Claims (19, 20)
-
Specification