SEMICONDUCTOR PACKAGE ASSEMBLY
First Claim
1. A semiconductor package assembly, comprising:
- a first semiconductor package, comprising;
a first body having a first device-attach surface and a first bump-attach surface opposite to the first device-attach surface; and
a second semiconductor package bonded to the first device-attach surface of the first semiconductor package, wherein the second package comprises;
a second body having a second device-attach surface and a second bump-attach surface opposite to the second device-attach surface;
a dynamic random access memory (DRAM) device mounted on the second device-attach surface;
a decoupling capacitor mounted on the second device-attach surface; and
conductive structures disposed on the second bump-attach surface of the second package, connecting to the first bump-attach surface of the first body of the first semiconductor package.
1 Assignment
0 Petitions
Accused Products
Abstract
The invention provides a semiconductor package assembly. The semiconductor package assembly includes a first semiconductor package. The first semiconductor package includes a first body having a first device-attach surface and a first bump-attach surface opposite to the first device-attach surface. A second semiconductor package is bonded to the first device-attach surface of the first semiconductor package. The second package includes a second body having a second device-attach surface and a second bump-attach surface opposite to the second device-attach surface. A dynamic random access memory (DRAM) device is mounted on the second device-attach surface. A decoupling capacitor is mounted on the second device-attach surface. Conductive structures are disposed on the second bump-attach surface of the second package, connecting to the first bump-attach surface of the first body of the first semiconductor package.
29 Citations
28 Claims
-
1. A semiconductor package assembly, comprising:
-
a first semiconductor package, comprising; a first body having a first device-attach surface and a first bump-attach surface opposite to the first device-attach surface; and a second semiconductor package bonded to the first device-attach surface of the first semiconductor package, wherein the second package comprises; a second body having a second device-attach surface and a second bump-attach surface opposite to the second device-attach surface; a dynamic random access memory (DRAM) device mounted on the second device-attach surface; a decoupling capacitor mounted on the second device-attach surface; and conductive structures disposed on the second bump-attach surface of the second package, connecting to the first bump-attach surface of the first body of the first semiconductor package. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9)
-
-
10. A dynamic random access memory (DRAM) package assembly, comprising:
-
a base; a DRAM package bonded to the base, wherein the DRAM package comprises; a body; a DRAM device mounted on the body; and a decoupling capacitor mounted on the body, separated from the DRAM device; and an external power supply disposed on the base, separated from the DRAM package. - View Dependent Claims (11, 12, 13, 14, 15, 16, 17, 18)
-
-
19. A semiconductor package assembly, comprising:
-
a base; a system-on-chip (SOC) package bonded to the base; a memory package bonded to the system-on-chip (SOC) package, wherein the memory package comprises a decoupling capacitor mounted thereon; and an external power supply disposed on the base, separated from the system-on-chip (SOC) package. - View Dependent Claims (20, 21, 22, 23, 24, 25, 26, 27, 28)
-
Specification