SEMICONDUCTOR CIRCUIT AND METHOD OF OPERATING THE SAME
First Claim
1. A semiconductor circuit comprising:
- a first pulse generating circuit enabled to a rising edge of a clock signal and configured to generate a first read pulse;
a second pulse generating circuit enabled to a rising edge of the clock signal and configured to generate a second read pulse independent of the first read pulse;
a dynamic pull-down stage configured to develop a voltage level of a first dynamic node based at least on data values of an input signal and the first and second read pulses; and
a dynamic pull-up stage configured to develop a voltage level of a second dynamic node based at least on the data values of the input signal and the first and second read pulses.
1 Assignment
0 Petitions
Accused Products
Abstract
Provided are a semiconductor circuit and a method of operating the same. The semiconductor circuit includes a first pulse generating circuit enabled to a rising edge of a clock signal and configured to generate a first read pulse, a second pulse generating circuit enabled to a rising edge of the clock signal and configured to generate a second read pulse independent of the first read pulse, a dynamic pull-down stage configured to develop a voltage level of a first dynamic node based at least on data values of an input signal and the first and second read pulses, and a dynamic pull-up stage configured to develop a voltage level of a second dynamic node based at least on data values of the input signal and the first and second read pulses.
-
Citations
34 Claims
-
1. A semiconductor circuit comprising:
-
a first pulse generating circuit enabled to a rising edge of a clock signal and configured to generate a first read pulse; a second pulse generating circuit enabled to a rising edge of the clock signal and configured to generate a second read pulse independent of the first read pulse; a dynamic pull-down stage configured to develop a voltage level of a first dynamic node based at least on data values of an input signal and the first and second read pulses; and a dynamic pull-up stage configured to develop a voltage level of a second dynamic node based at least on the data values of the input signal and the first and second read pulses. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18)
-
-
19. A semiconductor circuit comprising:
-
a dynamic stage enabled to a rising edge of a clock signal, and configured to generate first and second read pulses independent of each other, and to develop a voltage level of one of first or second dynamic nodes based at least on data values of an input signal and the generated first and second read pulses; and a push-pull stage configured to read a data value of the input signal by developing a voltage level of a static node based at least on the voltage levels of the input signal and the generated first and second read pulses. - View Dependent Claims (20, 21, 22, 23, 24)
-
-
25. A method of operating a semiconductor circuit, the method comprising:
-
independently generating first and second read pulses enabled to a rising edge of a clock signal; and reading a data value of an input signal by pulling down a first dynamic node or pulling up a second dynamic node based at least on the voltage levels of the input signal and the independently generated first and second read pulses. - View Dependent Claims (26, 27, 28)
-
-
29. A system, comprising:
-
a processor coupled to a bus; and a memory coupled to the bus and to the processor, wherein at least one of the processor or the memory comprises a semiconductor flip-flop circuit having a first inverting stage, a pulse-based dynamic stage, a push-pull stage, and a second inverting stage, wherein the pulse-based dynamic stage comprises pulse generators configured to generate at least two read pulses independent from each other. - View Dependent Claims (30, 31, 32, 33, 34)
-
Specification