Systems and Methods for Performing Defect Detection and Data Recovery in a Memory System
First Claim
1. A method for performing defect detection and data recovery within a memory system, the method comprising:
- in a controller of a memory system coupled to a host device;
receiving a command to write data in a memory of the memory system;
determining a physical location of the memory that is associated with the data write;
writing data associated with the data write to the physical location of the memory;
storing the physical location of the memory that is associated with the data write in a Flash Management Unit Tag cache (“
Tag cache”
);
identifying a data keep cache of a plurality of data keep caches that is associated with the data write based on the physical location of the memory that is associated with the data write;
updating an XOR sum stored in the identified data keep cache based on the data of the data write and the XOR sum that is stored in the identified data keep cache; and
storing the updated XOR sum in the identified data keep cache.
2 Assignments
0 Petitions
Accused Products
Abstract
Systems and methods for performing defect detection and data recovery within a memory system are disclosed. A controller of a memory system may receive a command to write data in a memory of the memory system; determine a physical location of the memory that is associated with the data write; write data associated with the data write to the physical location; and store the physical location of the memory that is associated with the data write in a Tag cache. The controller may further identify a data keep cache of a plurality of data keep caches that is associated with the data write based on the physical location of the memory that is associated with the data write; update an XOR sum based on the data of the data write; and store the updated XOR sum in the identified data keep cache.
-
Citations
20 Claims
-
1. A method for performing defect detection and data recovery within a memory system, the method comprising:
in a controller of a memory system coupled to a host device; receiving a command to write data in a memory of the memory system; determining a physical location of the memory that is associated with the data write; writing data associated with the data write to the physical location of the memory; storing the physical location of the memory that is associated with the data write in a Flash Management Unit Tag cache (“
Tag cache”
);identifying a data keep cache of a plurality of data keep caches that is associated with the data write based on the physical location of the memory that is associated with the data write; updating an XOR sum stored in the identified data keep cache based on the data of the data write and the XOR sum that is stored in the identified data keep cache; and storing the updated XOR sum in the identified data keep cache. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11)
-
12. A memory system coupled with a host device, the memory system comprising:
-
a non-volatile memory; and a processor in communication with the non-volatile memory and configured to perform defect detection and data recovery within the memory system, the processor configured to; receive a command to write data in the non-volatile memory; determine a physical location of the non-volatile memory that is associated with the data write; write data associated with the data write to the physical location of the non-volatile memory; store the physical location of the non-volatile memory that is associated with the data write in a Flash Management Unit Tag cache (“
Tag cache”
);identify a data keep cache of a plurality of data keep caches that is associated with the data write based on the physical location of the non-volatile memory that is associated with the data write; update an XOR sum stored in the identified data keep cache based on the data of the data write and the XOR sum that is stored in the identified data keep cache; and store the updated XOR sum in the identified data keep cache. - View Dependent Claims (13, 14, 15, 16, 17, 18, 19, 20)
-
Specification