MULTIPLE STRING DIGITAL TO ANALOG CONVERTER

• US 20140313066A1
• Filed: 03/14/2014
• Published: 10/23/2014
• Est. Priority Date: 03/15/2013
• Status: Active Grant

• Current Assignee: Analog Devices International Unlimited Company (Analog Devices, Inc.)
• Original Assignee: Analog Devices, Inc.
• Inventors: Dempsey, Dennis A.
• Granted Patent: US 9,100,045 B2
• Time in Patent Office: Days
• US Class Current: 341/145
• CPC Class Codes: H03M 1/00 Analogue/digital conversion; Digital/analogue conversion conversion of analogue values to or from differential modulation H03M3/00
• CPC Class Codes: H03M 1/06 Continuously compensating for, or preventing, undesired influence of physical parameters periodically, e.g. by using stored correction values, H03M1/10
• CPC Class Codes: H03M 1/66 Digital/analogue converters H03M1/001 – H03M1/10 take precedence
• CPC Class Codes: H03M 1/68 with conversions of different sensitivity, i.e. one conversion relating to the more significant digital bits and another conversion to the less significant bits
• CPC Class Codes: H03M 1/682 both converters being of the unary decoded type
• CPC Class Codes: H03M 1/765 using a single level of switches which are controlled by unary decoded digital signals

Abstract

A multi-string DAC is described and comprises at least two DAC stages. Each DAC stage comprises a string of impedance elements and a switching network. In one configuration, the DAC comprises a first and second switching network, the second switching network providing multiple switched paths which compensate for impedance effects of the second string and provides multiple state changes at the output node of the DAC.

Claims

1. A multistring digital to analog converter, DAC, comprising:

a first string with a plurality of impedance elements;

a second string with a plurality of impedance elements;

a first switching network adapted to couple a voltage produced across at least one of the impedance elements in the first string across the second string in response to a digital input signal, said digital signal comprising a digital bit stream, the impedance elements in the second string configured to produce voltages in response to current passing from the first string through the first switching network to the second string to produce a corresponding analog signal to said digital input signal to an output node;

a second switching network providing multiple switched paths which compensate for impedance effects of the second string and providing multiple state changes at the output node.

2. The DAC of claim 1 wherein the second switching network is coupled to impedance elements in the first string and selective switching of the first switching network and the second switching network provides a first and a second switched current path from individual impedance elements of the first string.

3. The DAC of claim 1 wherein the second switching network couples a current source into one of the first string or the second string.

4. The DAC of claim 1, the second switching network comprising non-current carrying switches configured to provide at least one least state change at the output node in response to a sensed change across the first switching network.

5. The DAC of claim 1 comprising a third switching network coupling terminals of the second impedance string directly to the output node.

6. The DAC of claim 1 wherein the first switching network is responsive to the most significant bits, MSBs, and the least significant bits, LSBs, of said digital input signal.

7. The DAC of claim 1 wherein the first string is coupled to reference terminals, the DAC further comprising a switched path between at least one of the reference terminals and the output node.

8. The DAC of claim 7 wherein the switched path comprises an impedance element having a value different to that of other impedance elements in the first string.

9. The DAC of claim 8 wherein the switched reference terminal is a lower reference terminal of the reference terminals.

10. The DAC of claim 1 wherein the second switching network is configured to provide the LSB transition at the output node separately to a voltage drop across the impedance elements in the second string.

11. The DAC of claim 1 wherein switches of the first switch network are shared with the second string.

12. The DAC of claim 1 wherein the second string is configured to provide a loading effect across the first switching network and at least one impedance element of the first string.

13. The DAC of claim 1 wherein the first switching network operably generates an unloaded static state when a current path between a Most Significant Bit (MSB) impedance element of said DAC, associated with said first string, and a Least Significant Bit (LSB) impedance element of said DAC, associated with said second string, is removed.

14. The DAC of claim 13 wherein the first switching network is responsive to transitions between most significant bits (MSBs) of said digital input signal coupled to said first string and wherein a node between neighboring impedance elements of the first string is coupled to said output.

15. The DAC of claim 1 configured to provide four LSB state transitions at the output node, a first state provided by the voltage at an output of the first switching network, a second state provided by the voltage on an input side of the first switching network before a LSB transition provided by the first switching network and second string, a third state provided on an input side of the first switching network after a LSB transition provided by the second string and a fourth state provided on an output of the second switching network.

16. The DAC of claim 15 configured to provide a high impedance at a terminal of the second string such that a fifth LSB state transition may be provided at the output node by sensing the voltage at an input side of the first switching network during this high impedance configuration.

17. The DAC of claim 16 wherein the first switching network has an on switch resistance R_ON, the first string comprises impedance elements having a resistance R1 and the second string comprises impedance elements having a resistance R2, and wherein R_ON, R2 and R1 are substantially equal.

18. The DAC of claim 1 configured such that to provide N2 states the second string comprises N2-4 impedance elements.

19. The DAC of claim 18 wherein the first switching network has an on switch resistance R_ON, the first string comprises impedance elements having a resistance R1 and the second string comprises impedance elements having a resistance R2 and wherein

20. The DAC of claim 1 comprising a source impedance element in series between the first resistor string and a reference terminal, the source impedance element being switchable to provide an LSB transition at the output of the DAC.

21. The DAC of claim 1 comprising M DAC stages, where M is greater than 2 and each DAC stage comprises a string of impedance elements.

22. The DAC of claim 21 where the total number of states provided by the DAC, N, in response to a digital input signal is related to:

N=N1*N2*N3+(N1−

1)*N4.

Where;

N1 is provided by a switching of a voltage produced across at least one of the impedance elements in a first string across a second string in response to a digital input signal,

N2 is generated by a switching of the elements in the second string,

N3 is generated by providing a non-current carrying switching network from the second string to the output in addition to a switching network that couples a voltage produced across at least one of the impedance elements in the second string across a third string in response to the digital input signal;

N4 is provided by a switching network providing multiple switched paths which compensate for impedance effects of the second string providing multiple state changes at the output node.

23. The DAC of claim 1 wherein the second switching network is switchably provided in series with the second string.

24. The DAC of claim 1 wherein the second switching network is switchably provided in parallel with the second string.

25. The DAC of claim 24 wherein activation of the second switching network couples a load circuit to the first string.

26. The DAC of claim 1 comprising a control circuit coupled to at least one switch of the DAC to provide code dependent compensation for, or control of, variances in the response of the at least one switch.

27. A method of converting a digital input signal to a corresponding analog output, the method comprising

Providing a digital bit stream to a digital to analog converter, DAC, the DAC comprising at least a first string with a plurality of impedance elements and a second string with a plurality of impedance elements and a first switching network coupled to each of the first string and the second string;

Using the first switching network to couple a voltage produced across at least one of the impedance elements in the first string across the second string in response to the digital bit stream of the digital input signal,

Using the impedance elements in the second string to produce voltages in response to current passing from the first string through the first switching network to the second string to produce a corresponding analog signal to said digital input signal to an output node of the DAC,

Providing a second switching network providing multiple switched paths which compensate for impedance effects of the second string and provides multiple state changes at the output node.

28. The method of claim 27 comprising decoupling the second string during operation of the second switching network.

29. The method of claim 27 wherein the second switching network is provided in series with the second string.

30. The method of claim 27 wherein the second switching network is provided in parallel with the second string.