Systems and Methods for Inter-cell Interference Mitigation in a Flash Memory
First Claim
Patent Images
1. A data processing system, the data processing system comprising:
- a soft information correction circuit operable to;
receive soft information corresponding to a series of voltage levels accessed from a block of memory cells;
calculate corrected soft information based upon the received soft information and a variance of the soft information.
5 Assignments
0 Petitions
Accused Products
Abstract
The present inventions are related to systems and methods for accessing data from a flash memory, and more particularly to systems and methods for inter-cell interference handling in a flash memory.
14 Citations
20 Claims
-
1. A data processing system, the data processing system comprising:
a soft information correction circuit operable to; receive soft information corresponding to a series of voltage levels accessed from a block of memory cells; calculate corrected soft information based upon the received soft information and a variance of the soft information. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12)
-
13. A method for accessing information from a storage device, the method comprising:
-
receiving soft information corresponding to a series of voltage levels accessed from a block of flash memory cells; calculating corrected soft information based upon the received soft information and a variance of the soft information; and applying a data decoding algorithm to the corrected soft information to yield a data output. - View Dependent Claims (14, 15, 16, 17, 18, 19)
-
-
20. A storage device, the storage device comprising:
-
a block of memory cells, wherein each of the memory cells is operable to store a voltage level representing two or more bits; a soft information correction circuit operable to; receive soft information corresponding to a series of voltage levels accessed from the memory cells; calculate corrected soft information based upon the received soft information and a variance of the soft information; and a data decoder circuit operable to apply a data decoding algorithm to the corrected soft information to yield a data output.
-
Specification