ALL N-TYPE TRANSISTOR INVERTER CIRCUIT
First Claim
1. An all n-type thin film transistor (TFT) circuit, comprising:
- a first inverter including;
an input voltage interconnect;
an input TFT coupled at its gate to the input voltage interconnect and to a first low voltage source at its source;
a pull-down TFT coupled to the input voltage interconnect at its gate and a second low voltage source at its source;
a discharge TFT coupled to the input voltage interconnect at its gate and a third low voltage source at its source;
a first pull-up TFT coupled from its source to the drain of the pull-down TFT and a first terminal of a capacitor, from its gate to the drain of the input TFT and a second terminal of the capacitor, and from its drain to a first high voltage source;
a second pull-up TFT coupled from its source to the drain of the discharge TFT, from its gate to the source of the first pull-up transistor and to the first terminal of a first capacitor and the drain of the pull-down TFT, and from its drain to a second high voltage source; and
an output voltage interconnect coupled to a node between the second pull-up TFT and the discharge TFT.
2 Assignments
0 Petitions
Accused Products
Abstract
This disclosure provides systems, methods and apparatus for an all n-type transistor inverter circuit. A circuit can include an input thin film transistor (TFT), a pull-down TFT, a discharge TFT, a first pull-up TFT, a second pull-up TFT, and a floating capacitor. The circuit also can include first and second low-voltage voltage sources and first and second high-voltage voltage sources. The TFTs, the capacitor, and the voltage sources can be coupled such that an output of the circuit is the logical opposite of an input of the circuit. In some implementations, the circuit can exhibit zero DC current in both logic states and can output voltages substantially equal to the voltage output by the first low-voltage voltage source and the second high-voltage voltage source. In some implementations, the circuit can be used to construct D flip-flops, buffers, and controllers for an active matrix electronic display.
13 Citations
20 Claims
-
1. An all n-type thin film transistor (TFT) circuit, comprising:
a first inverter including; an input voltage interconnect; an input TFT coupled at its gate to the input voltage interconnect and to a first low voltage source at its source; a pull-down TFT coupled to the input voltage interconnect at its gate and a second low voltage source at its source; a discharge TFT coupled to the input voltage interconnect at its gate and a third low voltage source at its source; a first pull-up TFT coupled from its source to the drain of the pull-down TFT and a first terminal of a capacitor, from its gate to the drain of the input TFT and a second terminal of the capacitor, and from its drain to a first high voltage source; a second pull-up TFT coupled from its source to the drain of the discharge TFT, from its gate to the source of the first pull-up transistor and to the first terminal of a first capacitor and the drain of the pull-down TFT, and from its drain to a second high voltage source; and an output voltage interconnect coupled to a node between the second pull-up TFT and the discharge TFT. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16)
-
17. An apparatus for controlling an electronic display, comprising:
-
a plurality of D flip-flops each coupled in series to a respective buffer circuit to form a plurality of row drivers, wherein the plurality of D flip-flops and the respective buffer circuits are formed from all n-type thin film transistors (TFTs); a trigger signal interconnect coupled in parallel to each of the D flip-flops for transmitting a trigger signal, wherein the output of each D flip-flop is further coupled to the input of a subsequent D flip-flop and the input to the row driver corresponding to a first row of the electronic display is coupled to an independently controlled input, such that the outputs of the buffer circuits are enabled sequentially during successive cycles of the trigger signal in response to a logical high voltage being applied at the independently controlled input; and a control matrix including a plurality of scan-line interconnects, each scan-line interconnect coupled to a respective buffer circuit and a plurality of display elements arranged substantially in a row. - View Dependent Claims (18, 19, 20)
-
Specification