×

IN-SITU COMPUTING SYSTEM FAILURE AVOIDANCE

  • US 20150033081A1
  • Filed: 07/23/2013
  • Published: 01/29/2015
  • Est. Priority Date: 07/23/2013
  • Status: Active Grant
First Claim
Patent Images

1. A computing system device failure avoidance method for a computing system including at least one device, the method comprising:

  • identifying at least one failure mechanism of each device affected by time variation of an operating parameter of the device;

    assigning a respective time to replace for each failure mechanism;

    assigning a respective remaining time to replace initially equal to the respective time to replace for each failure mechanism,tracking the operating parameter periodically at a tracking interval;

    tracking a respective remaining time to replace for each failure mechanism periodically at the tracking interval, including,determining an effective operating time of the respective device during each tracking interval based on at least one value of the operating parameter tracked during a respective tracking interval, andsubtracting the effective operating time from the respective remaining time to replace; and

    replacing a respective device responsive to one of the respective estimated time to replace reaching a respective threshold value.

View all claims
  • 6 Assignments
Timeline View
Assignment View
    ×
    ×