METHOD OF MAKING A CMOS SEMICONDUCTOR DEVICE USING A STRESSED SILICON-ON-INSULATOR (SOI) WAFER
First Claim
1. A method for forming a complementary metal oxide semiconductor (CMOS) semiconductor device comprising:
- providing a stressed silicon-on-insulator (sSOI) wafer comprising a stressed semiconductor layer having first and second laterally adjacent stressed semiconductor portions, the first stressed semiconductor portion defining a first active region;
replacing the second stressed semiconductor portion with an unstressed semiconductor portion, the unstressed semiconductor portion comprising a first semiconductor material; and
driving a second semiconductor material into the first semiconductor material of the unstressed semiconductor portion defining a second active region.
2 Assignments
0 Petitions
Accused Products
Abstract
A method for forming a complementary metal oxide semiconductor (CMOS) semiconductor device includes providing a stressed silicon-on-insulator (sSOI) wafer comprising a stressed semiconductor layer having first and second laterally adjacent stressed semiconductor portions. The first stressed semiconductor portion defines a first active region. The second stressed semiconductor portion is replaced with an unstressed semiconductor portion. The unstressed semiconductor portion includes a first semiconductor material. The method further includes driving a second semiconductor material into the first semiconductor material of the unstressed semiconductor portion defining a second active region.
19 Citations
27 Claims
-
1. A method for forming a complementary metal oxide semiconductor (CMOS) semiconductor device comprising:
-
providing a stressed silicon-on-insulator (sSOI) wafer comprising a stressed semiconductor layer having first and second laterally adjacent stressed semiconductor portions, the first stressed semiconductor portion defining a first active region; replacing the second stressed semiconductor portion with an unstressed semiconductor portion, the unstressed semiconductor portion comprising a first semiconductor material; and driving a second semiconductor material into the first semiconductor material of the unstressed semiconductor portion defining a second active region. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11)
-
-
12. A method for forming a complementary metal oxide semiconductor (CMOS) semiconductor device comprising:
-
providing a stressed silicon-on-insulator (sSOI) wafer comprising a stressed semiconductor layer having first and second laterally adjacent stressed semiconductor portions, the first stressed semiconductor portion defining a first active region; removing the second stressed semiconductor portion except for a second stressed semiconductor portion bottom layer; forming the unstressed semiconductor portion on the second stressed semiconductor portion bottom layer, the unstressed semiconductor portion comprising a first semiconductor material; and driving a second semiconductor material into the first semiconductor material of the unstressed semiconductor portion defining a second active region. - View Dependent Claims (13, 14, 15, 16, 17, 18, 19)
-
-
20. A method for forming a complementary metal oxide semiconductor (CMOS) semiconductor device comprising:
-
providing a stressed silicon-on-insulator (sSOI) wafer comprising a stressed semiconductor layer having first and second laterally adjacent stressed semiconductor portions, the first stressed semiconductor portion comprising silicon and defining a first active region; replacing the second stressed semiconductor portion with an unstressed semiconductor portion, the unstressed semiconductor portion comprising silicon; and driving silicon and germanium into the silicon of the unstressed semiconductor portion defining a second active region. - View Dependent Claims (21, 22, 23, 24, 25, 26, 27)
-
Specification