ENERGY-EFFICIENT MULTICORE PROCESSOR ARCHITECTURE FOR PARALLEL PROCESSING

• US 20150113304A1
• Filed: 10/22/2013
• Published: 04/23/2015
• Est. Priority Date: 10/22/2013
• Status: Active Grant

• Current Assignee: Wisconsin Alumni Research Foundation (University of Wisconsin System)
• Original Assignee: Wisconsin Alumni Research Foundation (University of Wisconsin System)
• Inventors: Kim, Nam-Sung
• Granted Patent: US 9,519,330 B2
• Time in Patent Office: Days
• US Class Current: 713/322
• CPC Class Codes: G06F 1/3228 Monitoring task completion, e.g. by use of idle timers, stop commands or wait commands
• CPC Class Codes: G06F 1/324 by lowering clock frequency
• CPC Class Codes: G06F 1/3243 Power saving in microcontroller unit
• CPC Class Codes: G06F 1/3296 by lowering the supply or operating voltage
• CPC Class Codes: Y02D 10/00 Energy efficient computing, e.g. low power processors, power management or thermal management

Abstract

A multicore computer architecture provides for clock dividers on each core, the clock dividers capable of providing rapid changes in the clock frequency of the core. The clock dividers are used to reduce the clock frequency of individual cores spinning while waiting for a synchronization instruction resolution such as a lock variable. Core power demands may be decreased before and after change in dock speed to reduce power bus disruption.

Claims

1. A computer system comprising:

multiple processor cores each having a processor core clock input and operating according to a clock signal received at the processor core clock input to execute instructions of an instruction set in synchrony with the clock signal; and

a frequency selector associated with each given processor core having a selector input for receiving at least two frequency stable clock signals, a selection input for receiving a desired frequency selection from the given processor, and a selector output for outputting one of the frequency stable clock signals to the processor clock input depending on the selection input;

wherein the instruction set includes at least one instruction executing to change the selection input of a frequency selector associated with a processor core executing the at least one instruction.

2. The computer system of claim 1 wherein the frequency selector provides for selection among frequencies limited to frequencies related according to two to a power of an integer.

3. The computer system of claim 1 wherein the at least one instruction changes the output clock between a first frequency substantially equal to the minimum operating frequency of the processor and a second frequency higher than the first frequency.

4. The computer system of claim 3 wherein the second value is substantially equal to a highest operating frequency among the processor cores.

5. The computer system of claim 3 wherein the first frequency is at least ½

of the second frequency.

6. The computer system of claim 1 wherein the frequency selector provides a change of output frequency from a first to a second frequency where the second frequency is stabilized within 10 μ

s of the change.

7. The computer system of claim 1 wherein the frequency selector is a programmable frequency divider associated with each given processor and receiving as a selector input a divisor wherein the output clock has a frequency lower than the input clock according to the divisor input.

8. The computer system of claim 7 wherein the programmable frequency divider provides a binary counter whose output may be selected according to the divisor input.

9. The computer system of claim 7 further including a clock signal providing a common clock signal and a phase locked loop associated with each given processor core, each phase locked loop receiving the common clock signal and providing an input clock signal to an associated programmable frequency divider of a given processor core.

10. The computer system of claim 1 wherein at least one instruction of the instruction set is a synchronization instruction providing an atomically executable memory access to read a lock variable.

11. The computer system of claim 1 wherein the multiple processors are on a single integrated circuit.

12. The computer system of claim 1 wherein the at least one instruction provides a reduction in processor core'"'"'s execution capabilities that decreases core power consumption before a change in selection input that decreases a frequency of the output clock to the processor core.

13. The computer system of claim 12 wherein the reduction in processor core'"'"'s execution capabilities is an elimination of instruction fetch capabilities for fetching instructions of the instruction set from an electronic memory.

14. The computer system of claim 1 wherein the at least one instruction provides a an increase in processor core'"'"'s execution capabilities that increases power consumption before a change in selection input that increases the frequency of the output clock to the processor.

15. The computer system of claim 14 wherein the increase in processor core'"'"'s execution capabilities is a reestablishment of instruction fetch capabilities for fetching instructions of the instruction set from an electronic memory.

16. A method of synchronizing multiple processor cores in a computer system having multiple processor cores each having a processor core clock input and operating according to a clock signal received at the processor core clock input to execute instructions of an instruction set in synchrony with the clock signal;

and

a frequency selector associated with each given processor core having a selector input for receiving at least two frequency stable clock signals, a selection input for receiving a desired frequency selection from the given processor core, and a selector output for outputting one of the frequency stable clock signals to the processor clock input depending on the selection input;

wherein the instruction set includes at least one instruction executing to change the selection input of a frequency selector associated with a processor core'"'"'s executing the at least one instruction;

the method comprising the steps of;

(a) providing execution of a program among the multiple processor cores, the program having synchronization points;

(b) in a given processor core, spinning at the synchronization points for a period of time in a synchronization process;

(c) at a beginning of the period of time, decreasing the output clock to the given processor core; and

(d) at an end of the period of time, increasing the output clock of the given processor core.

17. The method of claim 16 wherein the synchronization process is selected from the group consisting of a lock acquisition, a conditional synchronization, and an arrival at a synchronization barrier.

18. The method of claim 16 wherein step (c) further includes the step of decreasing the functions of the given processor core before decreasing the output dock of the given processor core, and step (d) includes the step of increasing the functions of a given processor core before increasing the output clock of the given processor core.