VOLTAGE DROOP MITIGATION IN 3D CHIP SYSTEM
First Claim
1. A multichip system comprising a plurality of dies stacked vertically and electrically coupled together;
- each of the plurality of dies comprising one or more cores, each of the plurality of dies further comprising;
at least one voltage violation sensing unit, the at least one voltage violation sensing unit being connected with the one or more cores of each die, the at least one voltage violation sensing unit being configured to independently sense voltage violation in each core of each die; and
at least one frequency tuning unit, the at least one frequency tuning unit being configured to tune the frequency of each core of each die, the at least one frequency tuning unit being connected with the at least one voltage violation sensing unit.
1 Assignment
0 Petitions
Accused Products
Abstract
The present invention relates to a multichip system and a method for scheduling threads in 3D stacked chip. The multichip system comprises a plurality of dies stacked vertically and electrically coupled together; each of the plurality of dies comprising one or more cores, each of the plurality of dies further comprising: at least one voltage violation sensing unit, the at least one voltage violation sensing unit being connected with the one or more cores of each die, the at least one voltage sensing unit being configured to independently sense voltage violation in each core of each die; and at least one frequency tuning unit, the at least one frequency tuning unit being configured to tune the frequency of each core of each die, the at least one frequency tuning unit being connected with the at least one voltage violation sensing unit. The multichip system and method described in present invention have many advantages, such as reducing voltage violation, mitigating voltage droop and saving power.
-
Citations
18 Claims
-
1. A multichip system comprising a plurality of dies stacked vertically and electrically coupled together;
-
each of the plurality of dies comprising one or more cores, each of the plurality of dies further comprising; at least one voltage violation sensing unit, the at least one voltage violation sensing unit being connected with the one or more cores of each die, the at least one voltage violation sensing unit being configured to independently sense voltage violation in each core of each die; and at least one frequency tuning unit, the at least one frequency tuning unit being configured to tune the frequency of each core of each die, the at least one frequency tuning unit being connected with the at least one voltage violation sensing unit. - View Dependent Claims (2, 3, 4, 5)
-
-
6. A control method for a 3D stacked chip system, the 3D stacked chip system comprising a plurality of dies stacked vertically, each of the plurality of dies comprising one or more cores, the method comprising:
-
(a) sensing whether there is voltage violation in the one or more cores of a die by means of at least one voltage violation sensing unit connected with the core; (b) if yes, tuning the frequency of the die by means of a frequency tuning unit connected with the voltage violation sensing unit; and (c) if no, continuing the step (a), wherein the control method is performed independently for each die in the 3D stacked chip. - View Dependent Claims (7, 8, 9, 10)
-
-
11. A method for scheduling threads in a 3D stacked chip system, the method comprising the steps of:
-
(a) estimating intrinsic droop intensity of a plurality of threads from one or more applications; (b) sorting the threads in descending order in terms of the intrinsic droop intensity and enqueuing them into a queue; (c) selecting the thread at the head of the queue and placing it in an available core of the bottommost available die of the 3D stacked chip; and (d) checking if the queue is empty, and repeating step (c) until the queue is empty. - View Dependent Claims (12, 13, 14)
-
-
15. A system for scheduling threads in a 3D stacked chip system, comprising:
-
means for estimating intrinsic droop intensity of a plurality of threads from one or more applications; means for sorting the threads in descending order in terms of the intrinsic droop intensity and enqueuing them into a queue; means for selecting the thread at the head of the queue and placing it in available core of the bottommost available die; and means for checking if the queue is empty. - View Dependent Claims (16, 17, 18)
-
Specification