DYNAMIC ERROR VECTOR MAGNITUDE COMPENSATION
First Claim
1. An electronically-implemented method comprising:
- selectively charging a capacitor based at least partly on an amount of time that a power amplifier is disabled between successive transmission bursts;
generating a bias signal based at least partly on an amount of charge stored on the capacitor; and
biasing the power amplifier with the bias signal such that the power amplifier has a substantially constant gain.
1 Assignment
0 Petitions
Accused Products
Abstract
Aspects of this disclosure relate to compensating for dynamic error vector magnitude. A compensation circuit can generate a compensation signal based at least partly on an amount of time that an amplifier, such as a power amplifier, is turned off between successive transmission bursts of the amplifier. For example, the compensation circuit can charge a capacitor based at least partly on an amount of time that the amplifier is turned off between successive transmission bursts and generate the compensation signal based at least partly on an amount of charge stored on the capacitor. A bias circuit can receive the compensation signal, generate a bias signal based at least partly on the compensation signal, and provide the bias signal to the amplifier to bias the amplifier.
-
Citations
20 Claims
-
1. An electronically-implemented method comprising:
-
selectively charging a capacitor based at least partly on an amount of time that a power amplifier is disabled between successive transmission bursts; generating a bias signal based at least partly on an amount of charge stored on the capacitor; and biasing the power amplifier with the bias signal such that the power amplifier has a substantially constant gain. - View Dependent Claims (2, 3, 4, 5, 6)
-
-
7. A power amplifier system comprising:
-
a power amplifier configured to receive a bias signal, receive a radio frequency (RF) signal, and generate an amplified RF signal; a compensation circuit including a capacitor configured to charge and discharge, the compensation circuit configured to charge the capacitor based at least partly on an amount of time that the power amplifier is turned off between successive transmission bursts of the power amplifier, and the compensation circuit configured to generate a compensation signal based at least partly on an amount of charge stored on the capacitor; and bias circuit configured to generate the bias signal based at least partly on the compensation signal. - View Dependent Claims (8, 9, 10, 11, 12, 13, 14)
-
-
15. An apparatus comprising:
-
an amplifier configured to amplify an input signal; a compensation circuit configured to generate a compensation signal based at least partly on an amount of time that the amplifier is turned off between successive transmission bursts of the amplifier; and a bias circuit configured to receive the compensation signal, generate a bias signal based at least partly on the compensation signal, and provide the bias signal to the amplifier to bias the amplifier. - View Dependent Claims (16, 17, 18, 19, 20)
-
Specification