THREE-DIMENSIONAL NON-VOLATILE MEMORY
First Claim
Patent Images
1. A memory device, comprising:
- a primary fin disposed on a substrate along a first direction;
first and second secondary fins disposed on the substrate along a second direction; and
a first gate of a first memory cell disposed on the substrate in a gate region thereof, wherein the first gate comprisesa program gate disposed on the substrate, wherein the program gate is displaced from the primary fin by a dielectric block which is disposed on the substrate and adjacent to the primary fin, and wherein the dielectric block has a height which is less than that of the program gate,a floating gate disposed over the program gate, wherein the program gate is separated from the floating gate and the primary fin by an inter-gate dielectric, and wherein the floating gate comprises a floating gate tip disposed adjacent to the program gate and the dielectric block and between the program gate and the primary fin, anda control gate disposed adjacent to the floating gate and the program gate, wherein the control gate is separated from the substrate, the program gate, and the floating gate by the inter-gate dielectric.
3 Assignments
0 Petitions
Accused Products
Abstract
A three-dimensional one-transistor non-volatile memory device and a manufacturing method thereof are provided. The memory device includes a primary fin disposed on a substrate along a first direction, first and second secondary fins disposed on the substrate along a second direction, and a first gate of a first memory cell disposed on the substrate in a gate region thereof. The first gate includes a program gate, a floating gate and a control gate.
-
Citations
20 Claims
-
1. A memory device, comprising:
-
a primary fin disposed on a substrate along a first direction; first and second secondary fins disposed on the substrate along a second direction; and a first gate of a first memory cell disposed on the substrate in a gate region thereof, wherein the first gate comprises a program gate disposed on the substrate, wherein the program gate is displaced from the primary fin by a dielectric block which is disposed on the substrate and adjacent to the primary fin, and wherein the dielectric block has a height which is less than that of the program gate, a floating gate disposed over the program gate, wherein the program gate is separated from the floating gate and the primary fin by an inter-gate dielectric, and wherein the floating gate comprises a floating gate tip disposed adjacent to the program gate and the dielectric block and between the program gate and the primary fin, and a control gate disposed adjacent to the floating gate and the program gate, wherein the control gate is separated from the substrate, the program gate, and the floating gate by the inter-gate dielectric. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8)
-
-
9. A method of manufacturing a memory device, comprising:
-
forming a primary fin on a substrate along a first direction; forming first and second secondary fins on the substrate along a second direction; and forming a first gate of a first memory cell on the substrate in a gate region thereof, wherein forming the first gate comprises forming a program gate on the substrate, forming a dielectric block on the substrate and adjacent to the primary fin, wherein the program gate is displaced from the primary fin by the dielectric block, and wherein the dielectric block has a height which is less than that of the program gate, forming a floating gate over the program gate, wherein the floating gate comprises a floating gate tip disposed adjacent to the program gate and the dielectric block and between the program gate and the primary fin, forming an inter-gate dielectric, wherein the program gate is separated from the floating gate and the primary fin by the inter-gate dielectric, and forming a control gate adjacent to the floating gate and the program gate, wherein the control gate is separated from the substrate, the program gate, and the floating gate by the inter-gate dielectric. - View Dependent Claims (10, 11, 12, 13, 14, 15, 16)
-
-
17. A memory device, comprising:
-
a substrate having a first primary side and a second primary side opposite the first primary side, the substrate including a well region therein that is doped with dopants of a first electrical polarity, the substrate having one or more fins protruding from the first primary side, a first fin of the one or more fins having a first side and a second side opposite the first side; a hard mask layer disposed over the first fin of the one or more fins; a first gate stack formed on the first side of the first fin; and a second gate stack formed on the second side of the first fin, wherein the first gate stack comprises a first section of a first polysilicon layer configured to function as a first program gate and disposed over the first primary side of the substrate, a first section of a second polysilicon layer configured to function as a first floating gate and disposed over the first program gate, and a first section of a third polysilicon layer configured to function as a first control gate and disposed over the first floating gate, and wherein the second gate stack comprises a second section of the first polysilicon layer configured to function as a second program gate and disposed over the first primary side of the substrate, a second section of the second polysilicon layer configured to function as a second floating gate and disposed over the second program gate, and a second section of the third polysilicon layer configured to function as a second control gate and disposed over the second floating gate. - View Dependent Claims (18, 19, 20)
-
Specification