Level Shifters, Memory Systems, and Level Shifting Methods
First Claim
1. A level shifter comprising:
- an input configured to receive an input signal in a first voltage domain;
an output configured to output an output signal from the level shifter in a second voltage domain different than the first voltage domain;
a plurality of pull-down devices, and wherein one of the pull-down devices is coupled with the input and the output;
a plurality of cross-coupled devices coupled with the pull-down devices and configured to provide transitions in the output signal as a result of transitions in the input signal;
a plurality of current limiting devices coupled with the cross-coupled devices and configured to limit a flow of current from a source to the cross-coupled devices; and
a plurality of dynamic devices configured to selectively provide charging current from the source to the cross-coupled devices.
8 Assignments
0 Petitions
Accused Products
Abstract
Level shifters, memory systems, and level shifting methods are described. According to one arrangement, a level shifter includes an input configured to receive an input signal in a first voltage domain, an output configured to output an output signal from the level shifter in a second voltage domain different than the first voltage domain, a plurality of pull-down devices, and wherein one of the pull-down devices is coupled with the input and the output, a plurality of cross-coupled devices coupled with the pull-down devices and configured to provide transitions in the output signal as a result of transitions in the input signal, a plurality of current limiting devices coupled with the cross-coupled devices and configured to limit a flow of current from a source to the cross-coupled devices, and a plurality of dynamic devices configured to selectively provide charging current from the source to the cross-coupled devices.
15 Citations
36 Claims
-
1. A level shifter comprising:
-
an input configured to receive an input signal in a first voltage domain; an output configured to output an output signal from the level shifter in a second voltage domain different than the first voltage domain; a plurality of pull-down devices, and wherein one of the pull-down devices is coupled with the input and the output; a plurality of cross-coupled devices coupled with the pull-down devices and configured to provide transitions in the output signal as a result of transitions in the input signal; a plurality of current limiting devices coupled with the cross-coupled devices and configured to limit a flow of current from a source to the cross-coupled devices; and a plurality of dynamic devices configured to selectively provide charging current from the source to the cross-coupled devices. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8)
-
-
9. A level shifter comprising:
-
an input configured to receive an input signal in a first voltage domain; supply circuitry configured to provide electrical energy from a source to an output node; dynamic circuitry configured to provide electrical energy from the source to the output node during transitions in an output signal; and an output coupled with the output node and configured to output the output signal from the level shifter in a second voltage domain. - View Dependent Claims (10, 11, 12, 13, 14, 15, 16, 17, 18, 19)
-
-
20. A memory system comprising:
-
level shifter circuitry comprising an input configured to receive an input signal in a first voltage domain, pull-up circuitry configured to selectively pull an output node to a high voltage level, pull-down circuitry configured to selectively pull the output node to a low voltage level, charging circuitry configured to provide a plurality of current signals in parallel to the output node to charge the output node following a transition in the input signal, and an output coupled with the output node and configured to output an output signal in a second voltage domain different than the first voltage domain from the level shifter circuitry; and memory circuitry coupled with the level shifter circuitry and configured to use the output signal to store digital data in a plurality of memory cells. - View Dependent Claims (21, 22, 23)
-
-
24. A level shifter comprising:
-
an input configured to receive an input signal in a first voltage domain; first cross-coupled circuitry coupled with a source of electrical energy; second cross-coupled circuitry coupled intermediate the first cross-coupled circuitry and an output node; and an output coupled with the output node and configured to output an output signal from the level shifter in a second voltage domain different than the first voltage domain and the output signal having transitions corresponding to transitions within the input signal. - View Dependent Claims (25, 26)
-
-
27. A level shifting method comprising:
-
receiving an input signal in a first voltage domain; generating an output signal in a second voltage domain different than the first voltage domain and comprising a plurality of transitions corresponding to transitions in the input signal, the generating comprising generating using electrical energy conducted via supply circuitry; conducting electrical energy via dynamic circuitry to provide the transitions in the output signal as a result of transitions in the input signal; and outputting the output signal in a second voltage domain different than the first voltage domain. - View Dependent Claims (28, 29, 30, 31)
-
-
32. A level shifting method comprising:
-
receiving an input signal at an input, the input signal being in a first voltage domain and having a plurality of transitions; charging an output node using electrical energy from a source; outputting an output signal using electrical energy at the output node, the output signal being within a second voltage domain different than the first voltage domain and having a plurality of transitions corresponding to the transitions in the input signal; and wherein the charging comprises charging the output node using electrical energy conducted via a plurality of parallel charging devices during the transitions in the output signal. - View Dependent Claims (33, 34, 35, 36)
-
Specification