MEMORY CONTROLLER SUPPORTING RATE-COMPATIBLE PUNCTURED CODES
First Claim
1. A method of determining a code rate for a block of memory space in a non-volatile solid-state memory device, the method comprising:
- determining whether a marginal condition exists for at least a portion of a block of data of the memory device; and
decreasing a code rate used with the block if the marginal condition exists.
7 Assignments
0 Petitions
Accused Products
Abstract
Apparatus and methods store data in a non-volatile solid state memory device according to a rate-compatible code, such as a rate-compatible convolutional code (RPCC). An example of such a memory device is a flash memory device. Data can initially be block encoded for error correction and detection. The block-coded data can be further convolutionally encoded. Convolutional-coded data can be punctured and stored in the memory device. The puncturing decreases the amount of memory used to store the data. Depending on conditions, the amount of puncturing can vary from no puncturing to a relatively high amount of puncturing to vary the amount of additional error correction provided and memory used. The punctured data can be decoded when data is to be read from the memory device.
-
Citations
20 Claims
-
1. A method of determining a code rate for a block of memory space in a non-volatile solid-state memory device, the method comprising:
-
determining whether a marginal condition exists for at least a portion of a block of data of the memory device; and decreasing a code rate used with the block if the marginal condition exists. - View Dependent Claims (2, 3, 4, 5, 6, 7)
-
-
8. An apparatus comprising:
-
one or more memory arrays of a non-volatile memory device; and a memory controller configured to determine whether a marginal condition exists for at least a portion of a block of data of the memory device, and decrease a code rate used with the block if the marginal condition exists. - View Dependent Claims (9, 10, 11, 12, 13, 14)
-
-
15. A computer system comprising:
-
one or more processors; and a memory device comprising; one or more memory arrays of a non-volatile memory device; and a memory controller configured to determine whether a marginal condition exists for at least a portion of a block of data of the memory device, and decrease a code rate used with the block if the marginal condition exists. - View Dependent Claims (16, 17, 18, 19, 20)
-
Specification