×

NONVOLATILE MEMORY CELL STRUCTURE WITH ASSISTANT GATE

  • US 20150287732A1
  • Filed: 04/01/2015
  • Published: 10/08/2015
  • Est. Priority Date: 04/02/2014
  • Status: Active Grant
First Claim
Patent Images

1. A nonvolatile memory (NVM) cell, comprising:

  • a semiconductor substrate having therein an N well;

    a first OD region and a second OD region disposed within the N well;

    a PMOS select transistor disposed on the first OD region;

    a PMOS floating gate transistor serially connected to the select transistor and being disposed on the on the first OD region, wherein the PMOS floating gate transistor comprises a floating gate overlying the first OD region; and

    an assistant gate protruding from one distal end of the floating gate to one edge of the second OD region such that the assistant gate is capacitively coupled to the N well, wherein an induced voltage coupled from the assistant gate is controlled by a bias of the N Well.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×