MEMORY MODULE CONTROLLER SUPPORTING EXTENDED WRITES
First Claim
Patent Images
1. A method comprising:
- storing recovery information associated with a write request in a memory without processor intervention, the recovery information to facilitate redoing or undoing a write requested by the write request in the event that the write is interrupted, the write request received from a processor and comprising a destination address and new data; and
if the write is not interrupted, writing the new data to the destination address in the memory without processor intervention.
2 Assignments
0 Petitions
Accused Products
Abstract
Example methods and apparatus disclose supporting extended writes to a memory. An example method disclosed herein includes storing recovery information associated with a write request in a memory without processor intervention, the recovery information to facilitate redoing or undoing a write requested by the write request in the event that the write is interrupted, the write request received from a processor and comprising a destination address and new data; and if the write is not interrupted, writing the new data to the destination address in the memory without processor intervention
-
Citations
22 Claims
-
1. A method comprising:
-
storing recovery information associated with a write request in a memory without processor intervention, the recovery information to facilitate redoing or undoing a write requested by the write request in the event that the write is interrupted, the write request received from a processor and comprising a destination address and new data; and if the write is not interrupted, writing the new data to the destination address in the memory without processor intervention. - View Dependent Claims (2, 3, 4, 5)
-
-
6. An apparatus comprising:
-
a bus interface to receive a write request from a processor to write to a memory comprising a destination address and new data; and a logic circuit to cause storing of recovery information associated with the write request, the recovery information to facilitate redoing or undoing a write associated with the write request in the event that the write is interrupted. - View Dependent Claims (7, 8, 9, 10, 11)
-
-
12. A tangible computer readable storage medium comprising instructions that, when executed, cause a machine to at least:
-
issue a write request comprising a destination address and new data to a memory module, wherein, in response to receiving the write request, the memory module stores recovery information associated with the write request to facilitate undoing the write or redoing the write in the event of an interruption of the write.
-
-
13. An apparatus comprising:
-
a bus interface to receive a copy-on-write write command from a processor, the copy-on-write write command comprising a first address, a second address, and modification data; and a logic circuit to read first data from the first address in a memory, update the first data using the modification data, and store the updated data at the second address in the memory. - View Dependent Claims (14, 15, 16, 17)
-
-
18. A method comprising:
-
reading first data from a first address in a memory without processor intervention, the first address specified in a copy-on-write write command received from a processor; updating the first data using modification data of the copy-on-write write command without processor intervention; and storing the updated data at a second address of the copy-on-write write command in the memory without processor intervention. - View Dependent Claims (19, 20, 21)
-
-
22. A tangible computer readable storage medium comprising instructions that, when executed, cause a machine to at least:
-
send a copy-on-write write request to a memory module, the copy-on-write write request comprising a first address, a second address, and modification data, wherein, in response to receiving the write request, the memory module reads first data from the first address in a memory, updates the first data using the modification data, and stores the updated data at the second address in the memory.
-
Specification