METHOD FOR FABRICATING SEMICONDUCTOR DEVICE
First Claim
Patent Images
1. A method for fabricating semiconductor device, comprising:
- providing a substrate having at least one metal gate thereon, a source/drain region adjacent to two sides of the at least one metal gate, a contact etch stop layer (CESL) around the at least one metal gate, and an interlayer dielectric (ILD) layer around the at least one metal gate;
removing part of the ILD layer to form a plurality of contact holes exposing the source/drain region and the CESL;
forming a first metal layer and a second metal layer in the contact holes, wherein the first metal layer contacts the CESL directly;
performing a first thermal treatment process after forming the first metal layer and the second metal layer; and
performing a second thermal treatment process.
1 Assignment
0 Petitions
Accused Products
Abstract
A method for fabricating semiconductor device is disclosed. The method includes the steps of: providing a substrate having at least one metal gate thereon, a source/drain region adjacent to two sides of the at least one metal gate, and an interlayer dielectric (ILD) layer around the at least one metal gate; forming a plurality of contact holes in the ILD layer to expose the source/drain region; forming a first metal layer in the contact holes; performing a first thermal treatment process; and performing a second thermal treatment process.
33 Citations
19 Claims
-
1. A method for fabricating semiconductor device, comprising:
-
providing a substrate having at least one metal gate thereon, a source/drain region adjacent to two sides of the at least one metal gate, a contact etch stop layer (CESL) around the at least one metal gate, and an interlayer dielectric (ILD) layer around the at least one metal gate; removing part of the ILD layer to form a plurality of contact holes exposing the source/drain region and the CESL; forming a first metal layer and a second metal layer in the contact holes, wherein the first metal layer contacts the CESL directly; performing a first thermal treatment process after forming the first metal layer and the second metal layer; and performing a second thermal treatment process. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13)
-
-
14. A semiconductor device, comprising:
-
a substrate; a metal gate on the substrate; a contact etch stop layer (CESL) around the metal gate; a source/drain region adjacent to the metal gate in the substrate; an interlayer dielectric (ILD) layer on the substrate and around the metal gate; a plurality of contact plugs electrically connected to the source/drain region and the metal gate, wherein each of the contact plugs comprises a first metal layer surrounding a second metal layer and a third metal layer; and a silicide between the contact plugs and the source/drain region, wherein the silicide comprises a C54 phase structure and the CESL, the first metal layer, the second metal layer, and the third metal layer are all disposed on the silicide. - View Dependent Claims (15, 16, 18, 19)
-
-
17. (canceled)
Specification