×

Multi-Level Cell Flash Memory Control Mechanisms

  • US 20160041760A1
  • Filed: 08/08/2014
  • Published: 02/11/2016
  • Est. Priority Date: 08/08/2014
  • Status: Abandoned Application
First Claim
Patent Images

1. A method, in multi-layer cell (MLC) flash memory device comprising a MLC flash memory and a controller, for controlling an operation of the MLC flash memory device, the method comprising:

  • controlling, by the controller, accesses to a block of memory pages in the MLC flash memory to be performed to the full block of memory pages in a MLC mode of operation;

    determining, by the controller, whether a MLC retirement threshold has been met or exceeded by an operating characteristic of the block of memory pages;

    switching, by the controller, in response to detecting that the operating characteristic of the block of memory pages has met or exceeded the MLC retirement threshold, an operating mode associated with the block of memory pages from the MLC mode of operation to a single-level cell (SLC) mode of operation in which a sub-set of pages of the block of memory pages are utilized for access operations; and

    controlling, by the controller, access operations to the block of memory pages in accordance with the SLC mode of operation in response to switching the operating mode of the block of memory pages from the MLC mode of operation to the SLC mode of operation.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×