Body Biasing for RF Switch Optimization
First Claim
Patent Images
1. A switch comprising:
- a plurality of transistors arranged in series, each transistor of the plurality of transistors including a source, a drain, a channel disposed therebetween, and a gate to control the channel;
a first bias network configured to bias the gates of the plurality of transistors; and
a second bias network configured to bias the channels of the plurality of transistors.
1 Assignment
0 Petitions
Accused Products
Abstract
Switches comprising a number of transistors in series achieve improved performance through biasing the bodies of the transistors to lower the stack resistance in the ON mode and optionally to also lower the stack capacitance in the OFF mode. These switches find use in RF applications such as phase shifters, step attenuators, and in antenna switches, for example. In some embodiments, a bias network is used to alternatingly provide a positive bias voltage or a negative bias voltage to the bodies of the transistors.
15 Citations
18 Claims
-
1. A switch comprising:
-
a plurality of transistors arranged in series, each transistor of the plurality of transistors including a source, a drain, a channel disposed therebetween, and a gate to control the channel; a first bias network configured to bias the gates of the plurality of transistors; and a second bias network configured to bias the channels of the plurality of transistors. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9)
-
-
10. An RF device comprising:
-
a plurality of power amplifiers; an antenna; and an antenna switch configured to couple one of the plurality of power amplifiers at a time to the antenna, the antenna switch including, for each power amplifier, a serial switch comprising a plurality of transistors arranged in series, each transistor of the plurality of transistors including a source, a drain, a channel disposed therebetween, and a gate to control the channel, a first bias network configured to bias the gates of the plurality of transistors, and a second bias network configured to bias the channels of the plurality of transistors. - View Dependent Claims (11, 12, 13, 14, 15, 16, 17, 18)
-
Specification