×

Memory Bus Error Signal

  • US 20160124797A1
  • Filed: 06/27/2013
  • Published: 05/05/2016
  • Est. Priority Date: 06/27/2013
  • Status: Abandoned Application
First Claim
Patent Images

1. A method comprising:

  • receiving, by a device, a command, wherein a corresponding response is expected within a predetermined response time; and

    selectively generating, by the device, an error signal on a memory bus associated with the device to allow time for the device to complete processing the command, wherein the time for the device to complete processing the command is greater than the predetermined response time.

View all claims
  • 2 Assignments
Timeline View
Assignment View
    ×
    ×