Amplifier Dynamic Bias Adjustment for Envelope Tracking
First Claim
Patent Images
1. A circuital arrangement comprising:
- an amplifier comprising;
stacked transistors having a plurality of gate terminals configured to operatively provide a plurality of dynamic bias voltages or currents to the stacked transistors;
an input port operatively connected to a gate terminal of an input transistor of the stacked transistors;
an output port operatively connected to an output transistor of the stacked transistors configured to output an amplified version of the RF signal;
a reference terminal operatively coupling the input transistor to a reference potential, anda plurality of resistors configured as a voltage divider coupled to the stacked transistors, wherein;
the stacked transistors comprise two subsets of transistors operatively arranged in series;
a) a first subset comprising the input transistor operatively connected between the reference potential at the reference terminal; and
b) a second subset comprising one or more transistors operatively connected in series with each other, at least one transistor of the one or more transistors being the output transistor, the second subset operatively connected between the first subset and a variable output supply bias voltage or current provided to a drain terminal of the output transistor, andnodes of the plurality of resistors are configured to provide the dynamic bias voltages or currents to the gate terminals of the one or more transistors of the second subset.
2 Assignments
0 Petitions
Accused Products
Abstract
An envelope tracking amplifier having stacked transistors is presented. The envelope tracking amplifier uses dynamic bias voltages at one or more gates of the stacked transistors in addition to a dynamic bias voltage at a drain of a transistor.
-
Citations
52 Claims
-
1. A circuital arrangement comprising:
an amplifier comprising; stacked transistors having a plurality of gate terminals configured to operatively provide a plurality of dynamic bias voltages or currents to the stacked transistors; an input port operatively connected to a gate terminal of an input transistor of the stacked transistors; an output port operatively connected to an output transistor of the stacked transistors configured to output an amplified version of the RF signal; a reference terminal operatively coupling the input transistor to a reference potential, and a plurality of resistors configured as a voltage divider coupled to the stacked transistors, wherein; the stacked transistors comprise two subsets of transistors operatively arranged in series; a) a first subset comprising the input transistor operatively connected between the reference potential at the reference terminal; and b) a second subset comprising one or more transistors operatively connected in series with each other, at least one transistor of the one or more transistors being the output transistor, the second subset operatively connected between the first subset and a variable output supply bias voltage or current provided to a drain terminal of the output transistor, and nodes of the plurality of resistors are configured to provide the dynamic bias voltages or currents to the gate terminals of the one or more transistors of the second subset. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27)
-
28. A circuital arrangement comprising:
-
an amplifier comprising; a plurality of transistors comprising an input terminal, an output terminal and a reference terminal; a variable supply power operatively coupled to the output terminals of the plurality of transistors; a plurality of transformers each comprising a primary winding and a secondary winding, wherein the primary windings of the transformers are serially connected between the output terminals of the plurality of transistors and the variable supply power; a reference potential operatively coupled to the reference terminals of the plurality of transistors; a bias terminal operatively connected to the plurality of transistors and configured to provide a dynamic bias voltage or current to the plurality of transistors; an input port operatively connected to the input terminals of the plurality of transistors, wherein the input port is configured to provide an RF input signal to the plurality of transistors; and an output port in correspondence of a secondary winding of a first transformer of the plurality of transformers, wherein; the secondary windings of the plurality of transformers are connected in a series arrangement between the output port and the reference potential such that an RF output power provided at the output port in correspondence of the RF input signal is a combination of powers in correspondence of the plurality of secondary windings. - View Dependent Claims (29, 30, 31, 32, 33, 34, 35, 36, 48, 49, 50, 51, 52)
-
-
37. A circuital arrangement comprising:
an amplifier comprising; stacked transistors having a plurality of bias terminals configured to operatively provide a plurality of dynamic bias voltages or currents to the stacked transistors; a plurality of transformers operatively coupling an RF input signal provided to an input port of the amplifier, to an input of the transistors from the stacked transistors; an output port of the amplifier operatively connected to an output transistor of the stacked transistors; and a last transistor of the stacked transistors being coupled to a reference potential, wherein the stacked transistors are operatively arranged in series arrangement between a variable output supply bias operatively connected to the output transistor, and the reference potential provided to the last transistor. - View Dependent Claims (38, 39, 40, 41, 42)
-
43. A circuital arrangement comprising:
an amplifier comprising; stacked transistors comprising P-type MOSFET and N-type MOSFET devices operatively arranged in a series arrangement wherein a first half of the stack comprises P-type devices only, and a second half of the stack comprises N-type devices only; a plurality of bias terminals configured to operatively provide a plurality of dynamic bias voltages or currents to the stacked transistors; a first terminal operatively coupled to a last N-type device of the stacked transistors and configured to receive a first output supply bias, wherein the last N-type device is at the bottom of the stacked transistors; a second terminal operatively coupled to a first P-type device of the stacked transistors and configured to receive a second output supply bias, wherein the first P-type device is at the top of the stacked transistors; an input port operatively coupled to a common input connection in correspondence of the first P-type device and the last N-type device and configured to provide an RF input signal to the stacked transistors, and an output port of the amplifier operatively coupled to a common output connection of a middle pair of N-type and P-type devices and configured to provide an RF output signal in correspondence of the RF input signal. - View Dependent Claims (44, 45, 46, 47)
Specification