CHIP PACKAGE AND FABRICATION METHOD THEREOF

• US 20160171273A1
• Filed: 12/11/2015
• Published: 06/16/2016
• Est. Priority Date: 12/15/2014
• Status: Active Grant

• Current Assignee: Xintec Incorporated
• Original Assignee: Xintec Incorporated
• Inventors: SHEN, Hsing-Lung, HO, Yen-Shih, CHANG, Shu-Ming, LIU, Tsang-Yu
• Granted Patent: US 10,049,252 B2
• Time in Patent Office: Days
• US Class Current: 1/1
• CPC Class Codes: G06V 40/1306 non-optical, e.g. ultrasonic or capacitive sensing
• CPC Class Codes: H01L 2224/141 Disposition
• CPC Class Codes: H01L 2224/16225 the item being non-metallic, e.g. insulating substrate with or without metallisation

Abstract

A chip package includes a substrate, a capacitive sensing layer and a computing chip. The substrate has a first surface and a second surface opposite to the first surface, and the capacitive sensing layer is disposed above the second surface and having a third surface opposite to the second surface, which the capacitive sensing layer includes a plurality of capacitive sensing electrodes and a plurality of metal wires. The capacitive sensing electrodes are on the second surface, and the metal wires are on the capacitive sensing electrodes. The computing chip is disposed above the third surface and electrically connected to the capacitive sensing electrodes.

Claims

1. A chip package, comprising:

a substrate having a first surface and a second surface opposite to the first surface;

a capacitive sensing layer disposed above the second surface and having a third surface opposite to the second surface, the capacitive sensing layer comprising;

a plurality of capacitive sensing electrodes disposed on the second surface, and

a plurality of metal wires disposed on the capacitive sensing electrodes; and

a computing chip disposed above the third surface and electrically connected to the capacitive sensing electrodes.

2. The chip package of claim 1, further comprising:

a plurality of first external conductive connections disposed above the metal wires, and the first external conductive connections being electrically connected to the computing chip; and

a plurality of second external conductive connections disposed above the metal wires, and the computing chip being above the second external conductive connections.

3. The chip package of claim 2, wherein the first external conductive connections are electrically connected to the computing chip via the metal wires and the second external conductive connections.

4. The chip package of claim 2, wherein the capacitive sensing layer further comprises:

a plurality of first conductive pads disposed between the metal wires and the first external conductive connections; and

a plurality of second conductive pads disposed between the metal wires and the second external conductive connections.

5. The chip package of claim 1, wherein the substrate comprises glass, sapphire, aluminum nitride, or combinations thereof.

6. A chip package, comprising:

a substrate having a first surface and a second surface opposite to the first surface;

a capacitive sensing layer disposed below the first surface and having a third surface opposite to the first surface, the capacitive sensing layer comprising;

a plurality of capacitive sensing electrodes disposed on the third surface, and

a plurality of metal wires disposed on the capacitive sensing electrodes; and

a computing chip disposed above the capacitive sensing layer and electrically connected to the capacitive sensing electrodes.

7. The chip package of claim 6, further comprising a through hole extending from the second surface to the first surface to expose the metal wires.

8. The chip package of claim 7, further comprising:

an isolation layer disposed above the second surface and extending into the through hole to cover sidewalls of the through hole;

a redistribution layer disposed above the isolation layer and extending into the through hole to contact the metal wires;

a passivation layer disposed above the redistribution layer, and the passivation layer having a plurality of first openings and second openings exposing the redistribution layer;

a plurality of first external conductive connections respectively in the first openings to contact the redistribution layer; and

a plurality of second external conductive connections respectively in the second openings to contact the redistribution layer.

9. The chip package of claim 8, wherein the computing chip is disposed above the second surface and the second external conductive connections.

10. The chip package of claim 9, wherein first external conductive connections are electrically connected to the computing chip via the redistribution layer and the second external conductive connections.

11. The chip package of claim 6, further comprising a recess extending from the second surface to the first surface to expose the metal wires, and the computing chip is in the recess.

12. The chip package of claim 11, further comprising:

an isolation layer disposed above the second surface and extending into the recess to cover sidewalls of the recess;

a redistribution layer disposed above the isolation layer and extending into the recess to contact the metal wires;

a passivation layer disposed above the redistribution layer, and the passivation layer having a plurality of first openings exposing the redistribution layer above the second surface;

a plurality of first external conductive connections respectively in the first openings to contact the redistribution layer, and the first external conductive connections being electrically connected to the computing chip; and

a plurality of second external conductive connections in the recess to contact the redistribution layer.

13. The chip package of claim 12, wherein the computing chip is disposed above the second external conductive connections.

14. The chip package of claim 13, wherein the first external conductive connections are electrically connected to the computing chip via the redistribution layer and the second external conductive connections.

15. The chip package of claim 13, further comprising a protecting layer in the recess to cover the computing chip and the second external conductive connections.

16. The chip package of claim 6, wherein the substrate comprises silicon.

17. A method of fabricating a chip package, comprising:

receiving a substrate having a first surface and a second surface opposite to the first surface;

forming a capacitive sensing layer above the second surface, and the capacitive sensing layer having a third surface opposite to the second surface, the capacitive sensing layer being formed by;

forming a plurality of capacitive sensing electrodes on the second surface, and

forming a plurality of metal wires on the capacitive sensing electrodes; and

forming a computing chip above the third surface to electrically connect the capacitive sensing electrodes and the computing chip.

18. The method of fabricating the chip package of claim 17, further comprising forming a plurality of first external conductive connections and second external conductive connections above the metal wires, wherein the computing chip is formed above the second external conductive connections.

19. A method of fabricating a chip package, comprising:

receiving a substrate having a first surface and a second surface opposite to the first surface;

forming a capacitive sensing layer below the first surface, and the capacitive sensing layer having a third surface opposite to the first surface, the capacitive sensing layer being formed by;

forming a plurality of metal wires below the first surface; and

forming a plurality of capacitive sensing electrodes below the metal wires, and

forming a computing chip above the capacitive sensing layer to electrically connect the capacitive sensing electrodes and the computing chip.

20. The method of fabricating the chip package of claim 19, further comprising forming a recess extending from the second surface to the first surface to expose the metal wires, and the computing chip being formed in the recess.