LOOP STRUCTURE FOR OPERATIONS IN MEMORY
First Claim
1. An apparatus comprising:
- a first group of memory cells coupled to a first access line of a memory array and configured to store a plurality of first elements;
a second group of memory cells coupled to a second access line of the memory array and configured to store a plurality of second elements; and
a controller configured to cause sensing circuitry to;
iterate through the plurality of first elements and the plurality of second elements via a loop structure to perform an operation using the plurality of first elements and the plurality of second elements;
wherein a conditional statement associated with the loop structure is used to determine whether at least one of a plurality of bits stored as an iterator mask has a particular bit-value;
perform a shift operation using the iterator mask at each iteration of the loop structure; and
perform an AND operation using the iterator mask at each iteration of the loop structure.
8 Assignments
0 Petitions
Accused Products
Abstract
Examples of the present disclosure provide apparatuses and methods related to performing a loop structure for operations performed in memory. An example apparatus might also include a controller configured to cause sensing circuitry to iterate through a plurality of first elements and a plurality of second elements via a loop structure to perform an operation using the plurality of first elements and the plurality of second elements, wherein a conditional statement associated with the loop structure is used to determine whether at least one of a plurality of bits stored as an iterator mask has a particular bit-value. An example apparatus might also include sensing circuitry controllable to perform a shift operation using the iterator mask at each iteration of the loop structure and perform an AND operation using the iterator mask at each iteration of the loop structure.
-
Citations
37 Claims
-
1. An apparatus comprising:
-
a first group of memory cells coupled to a first access line of a memory array and configured to store a plurality of first elements; a second group of memory cells coupled to a second access line of the memory array and configured to store a plurality of second elements; and a controller configured to cause sensing circuitry to; iterate through the plurality of first elements and the plurality of second elements via a loop structure to perform an operation using the plurality of first elements and the plurality of second elements; wherein a conditional statement associated with the loop structure is used to determine whether at least one of a plurality of bits stored as an iterator mask has a particular bit-value; perform a shift operation using the iterator mask at each iteration of the loop structure; and perform an AND operation using the iterator mask at each iteration of the loop structure. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9)
-
-
10. A method comprising:
-
performing a plurality of BLOCKOR operations on an iterator mask using a loop structure to perform a particular operation using a plurality of first elements and a plurality of second elements; wherein a first group of memory cells that are coupled to a first access line in a memory array store the plurality of first elements; and wherein a second group of memory cells that are coupled to a second access line in the memory array store a plurality of second elements; performing a number of logical operations at each iteration of the loop structure using the plurality of first elements and the plurality of second elements to perform the particular operation; performing a first shift operation using the iterator mask at each iteration of the loop structure; and performing an AND operation using the iterator mask at each iteration of the loop structure. - View Dependent Claims (11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24)
-
-
25. An apparatus configured to perform operations in memory using a loop structure, the apparatus comprising:
-
a first group of memory cells coupled to a first access line in a memory array and configured to store a plurality of first elements; a second group of memory cells coupled to a second access line in the memory array and configured to store a plurality of second elements; and a controller configured to cause sensing circuitry to; iterate through the plurality of first elements and the plurality of second elements via a loop structure with a BLOCKOR operation as a conditional statement to perform an operation using the plurality of first elements and the plurality of second elements; wherein the BLOCKOR operation uses an iterator mask; and wherein the plurality of first elements and the plurality of second elements have variable element widths; perform a shift operation towards a least significant bit (LSB) using the iterator mask at each iteration of the loop structure; and perform an AND operation using the iterator mask at each iteration of the loop structure. - View Dependent Claims (26, 27, 28, 29, 30, 31, 32, 33)
-
-
34. A method for performing operations in memory using a loop structure, the method comprising:
-
performing a plurality of BLOCKOR operations on an iterator mask using a loop structure to perform a particular operation using a plurality of first elements and a plurality of second elements; wherein the plurality of first elements and the plurality of second elements have variable element widths; wherein a first group of memory cells that are coupled to a first access line in a memory array store the plurality of first elements; and wherein a second group of memory cells that are coupled to a second access line in the memory array store a plurality of second elements; performing a number of logical operations at each iteration of the loop structure using the plurality of first elements and the plurality of second elements to perform the particular operation; performing a SHIFT operation towards a most significant bit (MSB) using the iterator mask at each iteration of the loop structure; and performing an AND operation using the iterator mask at each iteration of the loop structure. - View Dependent Claims (35, 36, 37)
-
Specification