SYSTEM AND METHOD FOR MRAM HAVING CONTROLLED AVERAGABLE AND ISOLATABLE VOLTAGE REFERENCE
First Claim
1. A method for a Non-Volatile Resistive memory comprising:
- providing at least one array of bitcells (I/O), each I/O having at least one reference cell having a reference voltage output node and a corresponding I/O reference line;
selecting at least two of the I/O reference lines for a common reference line; and
coupling at least two of the selected I/O reference lines to form a common reference line.
1 Assignment
0 Petitions
Accused Products
Abstract
A memory has a plurality of non-volatile resistive (NVR) memory arrays, each with an associated reference voltage generating circuit coupled by a reference circuit coupling link to a reference line, the reference coupled to a sense amplifier for that NVR memory array. Reference line coupling links couple the reference lines of different NVR memory arrays. Optionally, different ones of the reference coupling links are removed or opened, obtaining respective different average and isolated reference voltages on the different reference lines. Optionally, different ones of the reference circuit coupling links are removed or opened, obtaining respective different averaged voltages on the reference lines, and uncoupling and isolating different reference circuits.
-
Citations
13 Claims
-
1. A method for a Non-Volatile Resistive memory comprising:
-
providing at least one array of bitcells (I/O), each I/O having at least one reference cell having a reference voltage output node and a corresponding I/O reference line; selecting at least two of the I/O reference lines for a common reference line; and coupling at least two of the selected I/O reference lines to form a common reference line. - View Dependent Claims (2, 3, 4, 5)
-
-
6. A Non-Volatile Resistive bitcell array memory comprising:
-
means for generating a first reference voltage; means for generating a second reference voltage; means for providing a first sensing reference and a second sensing reference, including means for selectively combining the first reference voltage and the second reference voltage into a common voltage and for selectively providing the common voltage as the first sensing reference, and means for selectively providing the first reference voltage as the first sensing reference; means for sensing a voltage of a first array of bitcells relative to the first sensing reference; and means for sensing a voltage of a second array of bitcells relative to the second sensing reference. - View Dependent Claims (7, 8)
-
-
9. A non-transitory computer-readable storage medium comprising instructions that, when executed by a processor, cause the processor to:
-
select at least two of an array of bitcells (I/O), each I/O having at least one reference cell having a reference voltage output node and a corresponding I/O reference line, for a common reference line; and couple at least two of the selected I/O reference lines to form a common reference line. - View Dependent Claims (10, 11, 12, 13)
-
Specification