TECHNIQUES FOR IMPROVING ISSUE OF INSTRUCTIONS WITH VARIABLE LATENCIES IN A MICROPROCESSOR
1 Assignment
0 Petitions
Accused Products
Abstract
Techniques are disclosed for issuing instructions in a processor. According to one embodiment of the present disclosure, an instruction tag is broadcast to wake up a plurality of instructions stored in an issue queue that are dependent on an issued instruction associated with the instruction tag. Each of the plurality of instructions has an execution latency. One or more of the instructions having an execution that will collide with an execution of one of the issued instructions if issued in a next clock cycle are identified based on the execution latencies. The identified one or more instructions are delayed from issue by at least one clock cycle after the next clock cycle.
-
Citations
20 Claims
-
1-7. -7. (canceled)
-
8. A processor, comprising:
-
an issue queue configured to store a plurality of instructions that are dependent on an issued instruction of one or more issued instructions, each of the plurality of instructions having an execution latency; a latency pipe configured to wake up the plurality of instructions stored in the issue queue that are dependent on the issued instruction; an instruction selection logic configured to identify, based on the execution latency of each of the plurality of instructions, one or more of the plurality of instructions having an execution that will collide with an execution of one of the issued instructions, and further configured to delay the identified one or more instructions from issue by at least one clock cycle after the next clock cycle. - View Dependent Claims (9, 10, 11, 12, 13, 14)
-
-
15. A system, comprising:
-
a processor comprising; an issue queue configured to store a plurality of instructions that are dependent on an issued instruction of one or more issued instructions, each of the plurality of instructions having an execution latency, a latency pipe configured to wake up the plurality of instructions stored in the issue queue that are dependent on the issued instruction, an instruction selection logic configured to identify, based on the execution latency of each of the plurality of instructions, one or more of the plurality of instructions having an execution that will collide with an execution of one of the issued instructions, and further configured to delay the identified one or more instructions from issue by at least one clock cycle after the next clock cycle; and a memory coupled to the processor. - View Dependent Claims (16, 17, 18, 19, 20)
-
Specification