COMPUTER ARCHITECTURE USING RAPIDLY RECONFIGURABLE CIRCUITS AND HIGH-BANDWIDTH MEMORY INTERFACES
First Claim
Patent Images
1. A programmable device, comprising:
- one or more programming regions, each comprising a plurality of configurable logic blocks, wherein each configurable logic block of the plurality of configurable logic blocks is selectively connectable to any other configurable logic block of the plurality of configurable logic blocks via a programmable interconnect fabric, wherein a first programming region of the one or more programming regions is configured to execute a first instruction in an instruction stream; and
configuration logic configured to, in response to a second instruction in the instruction stream, reconfigure hardware in one or more of the plurality of configurable logic blocks in the first programming region independently from any other programming region of the one or more programming regions, wherein the first programming region is configured to execute the second instruction using the reconfigured hardware in the one or more of the plurality of configurable logic blocks in the first programming region.
1 Assignment
0 Petitions
Accused Products
Abstract
A programmable device comprises one or more programming regions, each comprising a plurality of configurable logic blocks, where each of the plurality of configurable logic blocks is selectively connectable to any other configurable logic block via a programmable interconnect fabric. The programmable device further comprises configuration logic configured to, in response to an instruction in an instruction stream, reconfigure hardware in one or more of the configurable logic blocks in a programming region independently from any of the other programming regions.
26 Citations
27 Claims
-
1. A programmable device, comprising:
-
one or more programming regions, each comprising a plurality of configurable logic blocks, wherein each configurable logic block of the plurality of configurable logic blocks is selectively connectable to any other configurable logic block of the plurality of configurable logic blocks via a programmable interconnect fabric, wherein a first programming region of the one or more programming regions is configured to execute a first instruction in an instruction stream; and configuration logic configured to, in response to a second instruction in the instruction stream, reconfigure hardware in one or more of the plurality of configurable logic blocks in the first programming region independently from any other programming region of the one or more programming regions, wherein the first programming region is configured to execute the second instruction using the reconfigured hardware in the one or more of the plurality of configurable logic blocks in the first programming region. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11)
-
-
12. A method, comprising:
-
in response to receiving a first instruction in an instruction stream, executing the first instruction in a first programming region of one or more programming regions in a programmable device; in response to receiving a second instruction in the instruction stream, reconfiguring hardware in one or more of a plurality of configurable logic blocks in the first programming region independently from any other programming region of the one or more programming regions; and executing the second instruction using the reconfigured hardware in the one or more of the plurality of configurable logic blocks in the first programming region. - View Dependent Claims (13, 14, 15, 16, 17, 18, 19, 20)
-
-
21. A computing system, comprising:
-
a processor configured to dispatch a plurality of instructions in an instruction stream; and a programmable device coupled with the processor, the programmable device comprising; one or more programming regions, each comprising a plurality of configurable logic blocks, wherein each configurable logic block is selectively connectable to any other configurable logic block via a programmable interconnect fabric, wherein a first programming region of the one or more programming regions is configured to execute a first instruction in an instruction stream; and configuration logic configured to, in response to a second instruction in the instruction stream, reconfigure hardware in one or more of the plurality of configurable logic blocks in the first programming region independently from any other programming region, wherein the first programming region is configured to execute the second instruction using the reconfigured hardware in the one or more of the plurality of configurable logic blocks in the first programming region. - View Dependent Claims (22, 23, 24, 25, 26, 27)
-
Specification