Precursor and Process Design for Photo-Assisted Metal Atomic Layer Deposition (ALD) and Chemical Vapor Deposition (CVD)
First Claim
Patent Images
1. A method of fabricating a thin metal film, the method comprising:
- introducing precursor molecules proximate to a surface on or above a substrate, each of the precursor molecules comprising one or more metal centers surrounded by ligands; and
depositing a metal layer on the surface by dissociating the ligands from the precursor molecules using a photo-assisted process.
0 Assignments
0 Petitions
Accused Products
Abstract
Precursor and process design for photo-assisted metal atomic layer deposition (ALD) and chemical vapor deposition (CVD) is described. In an example, a method of fabricating a thin metal film involves introducing precursor molecules proximate to a surface on or above a substrate, each of the precursor molecules having one or more metal centers surrounded by ligands. The method also involves depositing a metal layer on the surface by dissociating the ligands from the precursor molecules using a photo-assisted process.
72 Citations
24 Claims
-
1. A method of fabricating a thin metal film, the method comprising:
-
introducing precursor molecules proximate to a surface on or above a substrate, each of the precursor molecules comprising one or more metal centers surrounded by ligands; and depositing a metal layer on the surface by dissociating the ligands from the precursor molecules using a photo-assisted process. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8)
-
-
9. A method of fabricating an interconnect structure for an integrated circuit, the method comprising:
-
providing a previous layer metallization structure comprising an alternating metal line and dielectric line first grating pattern having a first direction; forming a dielectric line second grating pattern above the previous layer metallization structure, the dielectric line second grating pattern having a second direction, perpendicular to the first direction; forming a sacrificial structure above the first grating pattern and between the dielectric lines of the second grating pattern; replacing portions of the sacrificial structure above and aligned with the metal lines of the first grating pattern with a first dielectric layer, and replacing portions of the sacrificial structure above and aligned with the dielectric lines of the first grating pattern with a second dielectric layer; forming, by using a photo-assisted process, at least a portion of one or more conductive vias in the first dielectric layer, on a surface of exposed portions of the metal lines of the first grating pattern, wherein using the photo-assisted process comprises; introducing precursor molecules proximate to the surface of the exposed portions of the metal lines, each of the precursor molecules comprising one or more metal centers surrounded by ligands; and depositing a metal layer on the surface of the exposed portions of the metal lines by dissociating the ligands from the precursor molecules using photo-dissociation; recessing portions of the first and second dielectric layers; and forming a plurality of metal lines in the recessed portions of the first and second dielectric layers, coupled with the one or more conductive vias, the plurality of metal lines having the second direction. - View Dependent Claims (10, 11, 12, 13, 14, 15, 16)
-
-
17. A method of fabricating a semiconductor device, the method comprising:
-
forming one or more semiconductor fins above a substrate; forming a gate dielectric layer conformal with the one or more semiconductor fins; forming a gate electrode conformal with the gate dielectric layer, wherein forming at least a portion of the gate electrode comprises; introducing precursor molecules proximate to a surface on or above the gate dielectric layer, each of the precursor molecules comprising one or more metal centers surrounded by ligands; and depositing a metal layer on the surface by dissociating the ligands from the precursor molecules using a photo-assisted process; and forming source and drain regions in the one or more semiconductor fins, on either side of the gate electrode. - View Dependent Claims (18, 19, 20, 21, 22, 23, 24)
-
Specification