×

ERROR LOCATOR POLYNOMIAL DECODER AND METHOD

  • US 20170093433A1
  • Filed: 12/08/2016
  • Published: 03/30/2017
  • Est. Priority Date: 07/14/2015
  • Status: Active Grant
First Claim
Patent Images

1. An apparatus comprising:

  • an error locator polynomial generator circuit; and

    a convergence detector circuit coupled to the error locator polynomial generator circuit, the convergence detector circuit including;

    at least two computation circuits configured to generate at least two convergence signals based on a mutual error locator polynomial from the error locator polynomial generator circuit and on at least two different sets of syndromes, wherein each of the different sets of syndromes corresponds to a different one of the convergence signals.

View all claims
  • 4 Assignments
Timeline View
Assignment View
    ×
    ×