HARDWARE ENFORCED ONE-WAY CRYPTOGRAPHY
First Claim
1. A processor comprising:
- a processor key location to hold a processor key;
instruction hardware to receive a first instruction in an instruction set of the processor, the first instruction to encrypt input data with the processor key and return a handle, the instruction set lacking a second instruction corresponding to the first instruction to decrypt the handle with the processor key to return the input data; and
execution hardware to perform, in response to receipt of the first instruction by the instruction hardware, encryption of the input data with the processor key and to return the handle.
1 Assignment
0 Petitions
Accused Products
Abstract
Embodiments of an invention for hardware enforced one-way cryptography are disclosed. In one embodiment, a processor includes a processor key location, instruction hardware, and execution hardware. The processor key location is to hold a processor key. The instruction hardware is to receive a first instruction in an instruction set of the processor. The first instruction is to encrypt input data with the processor key and return a handle. The instruction set lacks a second instruction corresponding to the first instruction to decrypt the handle with the processor key to return the input data. The execution hardware is to perform, in response to receipt of the first instruction by the instruction hardware, encryption of the input data with the processor key and to return the handle.
23 Citations
20 Claims
-
1. A processor comprising:
-
a processor key location to hold a processor key; instruction hardware to receive a first instruction in an instruction set of the processor, the first instruction to encrypt input data with the processor key and return a handle, the instruction set lacking a second instruction corresponding to the first instruction to decrypt the handle with the processor key to return the input data; and execution hardware to perform, in response to receipt of the first instruction by the instruction hardware, encryption of the input data with the processor key and to return the handle. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9, 10, 11)
-
-
12. A method comprising:
-
receiving, by instruction hardware in a processor, a first instruction in an instruction set of the processor, the first instruction to encrypt a cryptography key with a processor key and return a handle, the instruction set lacking a second instruction corresponding to the first instruction to decrypt the handle with the processor key to return the input data; encrypting, by execution hardware in the processor in response to receipt of the first instruction by the instruction hardware, the cryptography key with the processor key; and returning, by the processor, the handle. - View Dependent Claims (13, 14, 15, 16, 17, 18, 19)
-
-
20. A system comprising:
-
a system memory in which to store a cryptography key; and a processor including; a processor key location to hold a processor key; instruction hardware to receive a first instruction in an instruction set of the processor, the first instruction to encrypt the cryptography key with the processor key and return a handle, the instruction set lacking a second instruction corresponding to the first instruction to decrypt the handle with the processor key to return the cryptography key; and execution hardware to perform, in response to receipt of the first instruction by the instruction hardware, encryption of the cryptography key with the processor key and to return the handle.
-
Specification