WRITE MAPPING TO MITIGATE HARD ERRORS VIA SOFT-DECISION DECODING
First Claim
1. An apparatus comprising:
- an interface configured to process a plurality of read/write operations to/from a memory; and
a control circuit configured to create a plurality of dependencies between a current bit in a sequence of data bits and a plurality of neighboring bits in the sequence of data bits to generate a plurality of mapped bits in response to a condition in a region of the memory being true, write the plurality of mapped bits among at least two cells of a plurality of memory cells in the region of the memory with at least two of the plurality of mapped bits stored in each of the plurality of memory cells, wherein the plurality of dependencies mitigate a hard error due to one of the at least two cells being stuck in a fixed state, and write the sequence of data bits in the region of the memory in response to the condition in the region of the memory being false.
0 Assignments
0 Petitions
Accused Products
Abstract
An apparatus includes an interface and a control circuit. The interface may be configured to process read/write operations to/from a memory. The control circuit may be configured to create dependencies between a current bit in a sequence of data bits and neighboring bits in the sequence of data bits to generate mapped bits in response to a condition in a region of the memory being true, write the mapped bits among at least two memory cells in the region of the memory with at least two of the mapped bits stored in each of the memory cells, where the dependencies mitigate a hard error due to one of the at least two cells being stuck in a fixed state, and write the sequence of data bits in the region of the memory in response to the condition in the region of the memory being false.
-
Citations
20 Claims
-
1. An apparatus comprising:
-
an interface configured to process a plurality of read/write operations to/from a memory; and a control circuit configured to create a plurality of dependencies between a current bit in a sequence of data bits and a plurality of neighboring bits in the sequence of data bits to generate a plurality of mapped bits in response to a condition in a region of the memory being true, write the plurality of mapped bits among at least two cells of a plurality of memory cells in the region of the memory with at least two of the plurality of mapped bits stored in each of the plurality of memory cells, wherein the plurality of dependencies mitigate a hard error due to one of the at least two cells being stuck in a fixed state, and write the sequence of data bits in the region of the memory in response to the condition in the region of the memory being false. - View Dependent Claims (2, 3, 4, 5, 6, 7, 8, 9)
-
-
10. A method for mitigating hard errors, comprising the steps of:
-
creating a plurality of dependencies between a current bit in a sequence of data bits and a plurality of neighboring bits in the sequence of data bits to generate a plurality of mapped bits in response to a condition in a region of a memory being true; writing the plurality of mapped bits among at least two cells of a plurality of memory cells in the region of the memory with at least two of the plurality of mapped bits stored in each of the plurality of memory cells, wherein the plurality of dependencies mitigate a hard error due to one of the at least two cells being stuck in a fixed state; and writing the sequence of data bits in the region of the memory in response to the condition in the region of the memory being false. - View Dependent Claims (11, 12, 13, 14, 15, 16, 17, 18)
-
-
19. An apparatus comprising:
-
a memory configured to store data; and a controller configured to create a plurality of dependencies between a current bit in a sequence of data bits and a plurality of neighboring bits in the sequence of data bits to generate a plurality of mapped bits in response to a condition in a region of the memory being true, write the plurality of mapped bits among at least two cells of a plurality of memory cells in the region of the memory with at least two of the plurality of mapped bits stored in each of the plurality of memory cells, wherein the plurality of dependencies mitigate a hard error due to one of the at least two cells being stuck in a fixed state, and write the sequence of data bits in the region of the memory in response to the condition in the region of the memory being false. - View Dependent Claims (20)
-
Specification