×

LIQUID CRYSTAL DISPLAY PANEL

  • US 20170212380A1
  • Filed: 08/20/2015
  • Published: 07/27/2017
  • Est. Priority Date: 08/11/2015
  • Status: Active Grant
First Claim
Patent Images

1. A liquid crystal display panel, comprising:

  • a plurality of data lines for inputting data signals;

    a plurality of scanning lines for inputting scanning signals;

    the scanning lines comprising a first branch and a second branch;

    the first branch located on an upper edge of a pixel, the second branch located on a lower edge of the pixel; and

    the first branch and the second branch respectively correspond to a position at a junction of the two adjacent pixels;

    a plurality of pixels formed and enclosed by the data lines and the scanning lines, the pixels comprising main pixels and sub-pixels, the main pixels and the sub-pixels being disposed adjacently;

    the main pixels being correspondingly disposed with a first main thin film transistor, a second main thin film transistor, and a first capacitor;

    a control terminal of the first main thin film transistor on the nth row of the pixels connected to a branch of the scanning lines to which the nth row of the pixels correspond;

    the control terminal of the second main thin film transistor on the nth row of the pixels being connected to the first branch of the scanning line to which the (n+1)th row of the pixels correspond;

    the control terminal of the auxiliary thin film transistor on the (n+1)th row of pixels being connected to a branch of the scanning line to which the (n+1)th row of the pixels correspond;

    an input terminal of the first main thin film transistor connected to the data line, an output terminal of the first main thin film transistor connected to the first capacitor;

    the output terminal of the first main thin film transistor being further connected to the input terminal of the second main thin film transistor;

    wherein n is an integer greater than or equal to 2;

    the sub-pixel being correspondingly disposed with a first auxiliary thin film transistor and a second auxiliary thin film transistor; and

    the input terminal of the first auxiliary thin film transistor being connected to the data line, the output terminal of the first auxiliary thin film transistor being connected to a second capacitor;

    the output terminal of the first auxiliary thin film transistor being further connected to the input terminal of the second auxiliary thin film transistor;

    a second control terminal of the auxiliary thin film transistor on the (n+1)th row of pixels connected to a second branch of the scanning line to which the nth row of the pixels correspond.

View all claims
  • 1 Assignment
Timeline View
Assignment View
    ×
    ×