SEMICONDUCTOR DEVICE, ELECTRONIC COMPONENT, AND ELECTRONIC DEVICE
First Claim
1. A semiconductor device comprising:
- a processor core;
a memory section comprising a first memory comprising a memory cell; and
a bus,wherein the memory cell comprises a first transistor, a second transistor, and a capacitor,wherein a first terminal of the first transistor is electrically connected to a gate of the second transistor,wherein the gate of the second transistor is electrically connected to a first terminal of the capacitor,wherein the processor core is configured to generate a write enable signal,wherein the bus is configured to output the write enable signal to the memory section,wherein the first memory is configured to generate a wait signal on the basis of the write enable signal,wherein the bus is configured to output the wait signal to the processor core,wherein the processor core is configured to delay access to the memory section by time for n clock cycles, on the basis of the wait signal, andwherein n is an integer of 1 or more.
1 Assignment
0 Petitions
Accused Products
Abstract
A memory in which a write cycle time is longer than time for one clock cycle can be mounted on a processor. The processor includes a processor core, a bus, and a memory section. The memory section includes a first memory. A cell array of the first memory is composed of gain cells. The processor core is configured to generate a write enable signal. The first memory is configured to generate a wait signal on the basis of the write enable signal. The processor core is configured to delay access to the memory section by time for n clock cycles, on the basis of the wait signal. (n+1) clock cycles can be assigned to a write cycle of the first memory.
8 Citations
14 Claims
-
1. A semiconductor device comprising:
-
a processor core; a memory section comprising a first memory comprising a memory cell; and a bus, wherein the memory cell comprises a first transistor, a second transistor, and a capacitor, wherein a first terminal of the first transistor is electrically connected to a gate of the second transistor, wherein the gate of the second transistor is electrically connected to a first terminal of the capacitor, wherein the processor core is configured to generate a write enable signal, wherein the bus is configured to output the write enable signal to the memory section, wherein the first memory is configured to generate a wait signal on the basis of the write enable signal, wherein the bus is configured to output the wait signal to the processor core, wherein the processor core is configured to delay access to the memory section by time for n clock cycles, on the basis of the wait signal, and wherein n is an integer of 1 or more. - View Dependent Claims (2, 3, 4, 5, 6, 7)
-
-
8. A semiconductor device comprising:
-
a processor core; a memory section comprising a first memory comprising a memory cell; a bus; a register; a clock generator; and a logic section, wherein the memory cell comprises a first transistor, a second transistor, and a capacitor, wherein a first terminal of the first transistor is electrically connected to a gate of the second transistor, wherein the gate of the second transistor is electrically connected to a first terminal of the capacitor, wherein the processor core is configured to write first data to the register, wherein the register is configured to output the first data to the clock generator and output the first data to the logic section, wherein the clock generator is configured to generate a clock signal with frequency depending on the first data, wherein the logic section is configured to generate a first signal on the basis of the first data and output the first signal to the first memory, wherein the processor core is configured to generate a write enable signal, wherein the bus is configured to output the write enable signal to the memory section, wherein the first memory is configured to generate a wait signal on the basis of the write enable signal and the first signal, wherein the bus is configured to output the wait signal to the processor core, wherein the processor core is configured to delay access to the memory section by time form clock cycles, on the basis of the wait signal, and wherein m is an integer of 0 or more. - View Dependent Claims (9, 10, 11, 12, 13, 14)
-
Specification