LENS DISTORTION CORRECTION USING A NEUROSYNAPTIC SYSTEM
First Claim
1. A neuromorphic system for image distortion correction, comprising:
- a plurality of neurosynaptic core circuits that;
receive a set of inputs comprising image dimensions and pixel distortion coefficients for at least one image frame via at least one input core circuit;
map each distorted pixel to zero or more undistorted pixels by processing the set of inputs corresponding to each pixel of the at least one image frame by the at least one input core circuit; and
route corresponding pixel intensity values of each distorted pixel to output undistorted pixels for each image frame via at least one output core circuit.
1 Assignment
0 Petitions
Accused Products
Abstract
One or more embodiments provide a system and circuit for image distortion correction. The system includes neurosynaptic core circuits that: receive a set of inputs comprising image dimensions and pixel distortion coefficients for at least one image frame via at least one input core circuit, map each distorted pixel to zero or more undistorted pixels by processing the set of inputs corresponding to each pixel of the at least one image frame by the at least one input core circuit, and route corresponding pixel intensity values of each distorted pixel to output undistorted pixels for each image frame via at least one output core circuit.
-
Citations
7 Claims
-
1. A neuromorphic system for image distortion correction, comprising:
a plurality of neurosynaptic core circuits that; receive a set of inputs comprising image dimensions and pixel distortion coefficients for at least one image frame via at least one input core circuit; map each distorted pixel to zero or more undistorted pixels by processing the set of inputs corresponding to each pixel of the at least one image frame by the at least one input core circuit; and route corresponding pixel intensity values of each distorted pixel to output undistorted pixels for each image frame via at least one output core circuit. - View Dependent Claims (2, 3, 4, 5, 6, 7)
Specification