Configurable Gate Array Based on Three-Dimensional Writable Memory
First Claim
Patent Images
1. A configurable gate array, comprising:
- at least a configurable logic element formed on a semiconductor substrate, wherein said configurable logic element selectively realizes a logic function from a logic library; and
at least a configurable computing element, wherein said configurable computing element comprises a first three-dimensional writable memory (3D-W) array stacked above said semiconductor substrate, said first 3D-W array is electrically programmable and can be loaded with a first look-up table (LUT) for a first math function.
0 Assignments
0 Petitions
Accused Products
Abstract
The present invention discloses a configurable gate array based on three-dimensional writable memory (3D-W). It comprises an array of configurable computing elements, an array of configurable logic elements and an array of configurable interconnects. Each configurable computing element comprises at least a 3D-W array, which is electrically programmable and can be loaded with a look-up table (LUT) for a math function.
-
Citations
20 Claims
-
1. A configurable gate array, comprising:
-
at least a configurable logic element formed on a semiconductor substrate, wherein said configurable logic element selectively realizes a logic function from a logic library; and at least a configurable computing element, wherein said configurable computing element comprises a first three-dimensional writable memory (3D-W) array stacked above said semiconductor substrate, said first 3D-W array is electrically programmable and can be loaded with a first look-up table (LUT) for a first math function. - View Dependent Claims (2, 3, 4, 5, 6)
-
-
7. A configurable gate array, comprising:
-
at least a configurable interconnect formed on a semiconductor substrate, wherein said configurable interconnect selectively realizes an interconnect from an interconnect library; and at least a configurable computing element, wherein said configurable computing element comprises a first three-dimensional writable memory (3D-W) array stacked above said semiconductor substrate, said first 3D-W array is electrically programmable and can be loaded with a first look-up table (LUT) for a first math function. - View Dependent Claims (8, 9, 10, 11, 12)
-
-
13. A configurable gate array, comprising:
-
an array of configurable computing elements including a configurable computing element, wherein said configurable computing element is electrically programmable and can be loaded with a look-up table (LUT) for a math function; an array of configurable logic elements including a configurable logic element, wherein said configurable logic element selectively realizes a logic function from a logic library; an array of configurable interconnects including a configurable interconnect, wherein said array of configurable interconnects couple said array of configurable computing elements with said array of configurable logic elements; wherein said configurable gate array realizes a math function by programming said array of configurable computing elements, said array of configurable logic elements and said array of configurable interconnects. - View Dependent Claims (14, 15, 16, 17, 18, 19, 20)
-
Specification